Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1981-07-27
1985-03-26
Hearn, Brian E.
Metal working
Method of mechanical manufacture
Assembling or joining
29571, 29578, 148 15, 148175, 148187, 357 34, 357 41, 357 49, 357 50, 427 90, 427 93, H01L 2176, H01L 2195
Patent
active
045064350
ABSTRACT:
A method is described for forming the recessed dielectric isolation in a silicon substrate involves first forming trenches which may be less than about 1 micron in depth in areas of one principal surface of the silicon substrate where isolation is desired. Where, for example, an NPN bipolar transistor structure is planned to be formed it is usually necessary to have a P+ region underneath the recessed dielectric isolation to allow full isolation between the various bipolar transistor devices. A PNP transistor uses an N+ region underneath the isolation. Where a field effect transistor is planned a channel stop can be substituted for the P+ region. Under the circumstance of bipolar devices, the P+ region is formed in the substrate prior to the deposition of an epitaxial layer thereover. The trench formation is caused to be formed through the epitaxial layer and into the P+ regions therein. The surface of the trenches are then oxidized in an oxidizing ambient to form a silicon dioxide layer thereon. A glass is deposited over this principal surface. The glass used has a thermal coefficient of expansion that approximates that of silicon and has a softening temperature of less than about 1200.degree. C. The structure is then heated to a temperature that allows the flow of the deposited glass on the surface so as to fill the trenches. The glass on the principal surface above the trench can be removed by a reactive ion etching method. Alternatively and preferably, the glass is removed from areas other than the immediate area of the trench by lithography and etching techniques followed by a second heating of the structure to cause the glass flow to result in surface planarization.
REFERENCES:
patent: 3534234 (1970-10-01), Clevenger
patent: 3648125 (1972-03-01), Peltzer
patent: 3900350 (1975-08-01), Appels et al.
patent: 3925572 (1975-12-01), Naber
patent: 3958040 (1976-05-01), Webb
patent: 3961999 (1976-06-01), Antipov
patent: 3966514 (1976-06-01), Feng et al.
patent: 3966577 (1976-06-01), Hochberg
patent: 3970486 (1976-07-01), Kooi
patent: 3997378 (1976-12-01), Kaji et al.
patent: 4002511 (1977-01-01), Magdo et al.
patent: 4046605 (1977-09-01), Nelson et al.
patent: 4104086 (1978-08-01), Bondur et al.
patent: 4140558 (1979-02-01), Murphy et al.
patent: 4159915 (1979-07-01), Anantha et al.
patent: 4170492 (1979-10-01), Bartlett et al.
patent: 4202916 (1980-05-01), Chadda
patent: 4222792 (1980-09-01), Lever et al.
patent: 4301324 (1981-11-01), Kumar et al.
patent: 4404735 (1983-09-01), Sakurai
IBM Technical Disclosure Bulletin, vol. 20, No. 1, Jun. 1977, pp. 144-145, S. A. Abbas, "Recessed Oxide Isolation Process".
Pliskin William A.
Riseman Jacob
Shepard Joseph F.
Hearn Brian E.
Hey David A.
International Business Machines - Corporation
Saile George O.
LandOfFree
Method for forming recessed isolated regions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming recessed isolated regions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming recessed isolated regions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1287900