Fishing – trapping – and vermin destroying
Patent
1989-07-06
1991-03-12
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437195, 20419234, H01L 2144
Patent
active
049993186
ABSTRACT:
A method for forming vias, interconnecting selected wiring layers of an integrated circuit device, which overcomes oxide formation on the wiring metal surface which is exposed at the etched via bottom before filling the via with interconnecting metal. The method first etches the vias through the insulating layer, with a step or stair like wall formation, to expose the underlying metal surface. The exposed metal surface is then sputter etched to remove the undesired oxide layer which forms on the metal surface at the via bottom after being exposed by the etch through process. During the sputter etch oxide removal process, the stair like via wall prevents re-oxidation of the exposed metal surface by stray silicon oxide particles dislodged from the via wall during the sputter process.
REFERENCES:
patent: 3754321 (1973-08-01), Murrmann
patent: 4313253 (1982-02-01), Henderson, Sr.
patent: 4451326 (1984-05-01), Gwozdz
patent: 4545112 (1985-10-01), Holmberg et al.
patent: 4764484 (1988-08-01), Mo
patent: 4842991 (1989-06-01), Brighton
Wolf et al., Silicon Processing for the VLSI Era, Lattice Press Sunset Beach (1986), pp. 332-334 and 559-564.
Hiroyuki Akimori
Masatoshi Tsuneoka
Mitsuaki Horiuch
Takahumi Tokunaga
Hearn Brian E.
Hitachi , Ltd.
Holtzman Laura M.
LandOfFree
Method for forming metal layer interconnects using stepped via w does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming metal layer interconnects using stepped via w, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming metal layer interconnects using stepped via w will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-448493