Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2005-10-18
2005-10-18
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S763000, C438S794000
Reexamination Certificate
active
06955974
ABSTRACT:
A method for forming an isolation layer of a semiconductor device, which comprises the steps of: a) sequentially forming a pad oxide layer and a pad nitride layer on a silicon substrate; b) etching the pad nitride layer, the pad oxide layer, and the silicon substrate, thereby forming a trench; c) thermal-oxidizing the resultant substrate to form a sidewall oxide layer on a surface of the trench; d) nitrifying the sidewall oxide layer through the use of NH3annealing; e) depositing a liner aluminum nitride layer on an entire surface of the silicon substrate inclusive of the nitrated sidewall oxide layer; f) depositing a buried oxide layer on the liner aluminum nitride layer to fill the trench; g) performing a chemical mechanical polishing process with respect to the buried oxide layer; and h) eliminating the pad nitride layer.
REFERENCES:
patent: 5652176 (1997-07-01), Maniar et al.
patent: 6140251 (2000-10-01), Arghavani et al.
patent: 6156620 (2000-12-01), Puchner et al.
patent: 6204146 (2001-03-01), Jenq
patent: 6265302 (2001-07-01), Lim et al.
patent: 6323106 (2001-11-01), Huang et al.
patent: 6465350 (2002-10-01), Taylor et al.
patent: 6740592 (2004-05-01), Doong
patent: 2001/0031540 (2001-10-01), Lim et al.
patent: 2002/0177270 (2002-11-01), Beyer et al.
patent: 2003/0162366 (2003-08-01), Puchner et al.
patent: 2005/0020027 (2005-01-01), Lim et al.
patent: 2005/0093103 (2005-05-01), Gong et al.
Cho Ho Jin
Lee Eun A
Lee Tae Hyeok
Park Cheol Hwan
Park Dong Su
Fourson George
Hynix / Semiconductor Inc.
Ladas & Parry LLP
LandOfFree
Method for forming isolation layer of semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming isolation layer of semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming isolation layer of semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3442939