Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2005-07-26
2005-07-26
Wilczewski, Mary (Department: 2822)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S433000, C438S435000, C438S437000, C438S447000, C438S524000, C438S525000, C438S714000, C438S739000
Reexamination Certificate
active
06921705
ABSTRACT:
A method for forming an isolation layer of a semiconductor device. The method includes: a) sequentially laminating a pad oxide layer and pad nitride layer on a semiconductor substrate; b) selectively removing the pad nitride layer, selectively removing the pad oxide layer and the substrate, thereby forming a trench in the substrate; c) implanting ions in a direction with a tilted angle into a side wall of the pad nitride layer located in an upper side of the trench; d) removing the side wall portion of the pad nitride layer in the trench, in which the ions are implanted, to form a sloped side wall of the pad nitride layer, wherein the sloped side wall is inclined in an inverse direction; e) filling a HDP oxid layer in an upper surface of an entire structure including the trench; f) planarizing the HDP oxide layer and the pad nitride layer; and g) removing a remaining pad nitride layer, thereby forming an isolation layer.
REFERENCES:
patent: 4653177 (1987-03-01), Lebowitz et al.
patent: 5498564 (1996-03-01), Geissler et al.
patent: 5795801 (1998-08-01), Lee
patent: 5915195 (1999-06-01), Fulford et al.
patent: 5940718 (1999-08-01), Ibok et al.
patent: 5943589 (1999-08-01), Ogushi
patent: 5960276 (1999-09-01), Liaw et al.
patent: 6030882 (2000-02-01), Hong
patent: 6030898 (2000-02-01), Liu
patent: 6150237 (2000-11-01), Lee
patent: 6284626 (2001-09-01), Kim
patent: 6309949 (2001-10-01), He et al.
patent: 6323106 (2001-11-01), Huang et al.
patent: 6432797 (2002-08-01), Cha et al.
patent: 6548372 (2003-04-01), Mouli
patent: 6576558 (2003-06-01), Lin et al.
patent: 6624016 (2003-09-01), Wu
patent: 6746936 (2004-06-01), Lee
patent: 6780730 (2004-08-01), Lin
patent: 6806163 (2004-10-01), Wu et al.
patent: 2002/0182826 (2002-12-01), Cheng et al.
patent: 2004/0014296 (2004-01-01), Kwak et al.
patent: 2004/0110358 (2004-06-01), Lee
patent: 2005/0012173 (2005-01-01), Sheu et al.
Choi Myung Gyu
Kim Hyung Sik
LandOfFree
Method for forming isolation layer of semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming isolation layer of semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming isolation layer of semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3373416