Method for forming interconnect structure with low...

Details Method for forming interconnect structure with low... Method for forming interconnect structure with low...

2002-03-25

2003-06-24

Lam, Cathy (Department: 1775)

Active solid-state devices (e.g., transistors, solid-state diode

Integrated circuit structure with electrically isolated...

Including dielectric isolation means

C257S505000, C257S506000, C257S507000, C257S508000, C257S510000

Reexamination Certificate

active

06583489

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to a method and structure for interconnect structure, and more particularly to a method and structure for interconnect structure with low dielectric constant.
2. Description of the Prior Art
It is the nature of semiconductor physics that as the feature sizes are scaled down, the performance the internal devices in integrated circuits improves in a compounded fashion. That is, the device speed as well as the functional capability improves. The overall circuit speed, however, becomes more dependent upon the propagation speed of the signals along the interconnects that connect the various devices together. With the advent of very and ultra large scale integration (VLSI and ULSI) circuits, it has therefore become even more important that the metal conductors that form the interconnections between devices as well as between circuits in a semiconductor have low resistivities for high signal propagation. Copper is often preferred for its low resistivity, as well as for resistance to electromigration and stress voiding properties.
On the other hand, considerable attention has focused on the replacement of silicon dioxide with new materials, particular material having lower dielectric constants, since both capacitive delays and power consumption depend on the dielectric constant of the insulator. Accordingly, circuit performance enhancement has been sought by combining the copper conductors with low dielectric constant insulators (k less than approximately 4).
More recently, in order to further improve device performance, researchers have sought to apply insulative materials with lower dielectric constant than the conventional CVD deposited silicate glasses such as silicon oxide, PSG (phosphosilicate glass) and BPSG (borophosphosilicate glass). Various organic insulator such as parylene, fluorinated polyimides and arylene ether polymers, have been successfully used as low dielectric constant (low-k) replacements for silicon oxide. Porous silica based materials such as siloxanes, silsequioxanes, aerogels, and xerogels have also been implemented as ILD (inter layer dielectric) and IMD (inter-metal dielectric) layers.
However, the spin on dielectric (SOD) materials, like the SOGs and polyimides are extremely sensitive to the methods and conditions by which they are dried and cured after application. Not only are the resultant electrical characteristics of the dielectric layer affected by the drying and curing regimen, but also the physical properties including stress, mechanical strength and physical and chemical durability are affected as well. As shown in
FIG. 1
, interconnect system is manufactured on conventional low-k IMD system using conventional dual damascene process. The soft SOD layer
112
on a substrate
110
, is adjacent to multitude of conductor contacts
114
and interconnect
115
, which is porous dielectric and has weak mechanical strength. However, there are some problems, such as via deformation and structure distortion, happening due to the softness characteristic of the low-k SOD layer.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a method and structure for a semiconductor structure with low dielectric constant inter-metal dielectric. The inter-metal dielectric of the semiconductor structure has low dielectric constant material filled in multitude of interconnect structures between multitude of metal structures.
It is another object of the present invention to provide a method and structure for interconnect system of a semiconductor structure. The interconnect system can provide characteristics of low dielectric constant and enhanced mechanical strength.
It is yet another object of the present invention to provide a method and structure for an inter-metal dielectric of a semiconductor structure. The inter-metal dielectric simultaneously has low-k and oxide-based materials to prevent metal structures from deformation and distortion.
In the present invention, a method is for forming low dielectric constant inter-metal dielectric layer. The method comprises providing a semiconductor substrate and forming a first dielectric layer on the semiconductor substrate. Conductor structures are formed in the first dielectric layer. The partial first dielectric layer is removed by using the conductor structures as etch mask. A second dielectric layer is formed between the conductor structure, which has a dielectric constant smaller than the first dielectric layer. The semiconductor structure comprises a substrate, a first dielectric layer on the substrate, multitude of conductor structures in the first dielectric layer, and multitude of second dielectric structures in the first dielectric layer and between the conductor structures.


REFERENCES:
patent: 5200639 (1993-04-01), Ishizuka et al.
patent: 5677563 (1997-10-01), Cronin et al.
patent: 5792706 (1998-08-01), Michael et al.
patent: 6157081 (2000-12-01), Nariman et al.
patent: 6203863 (2001-03-01), Liu et al.
patent: 6239018 (2001-05-01), Liu et al.
patent: 6268280 (2001-07-01), Kohyama

Affiliated with

Also associated with

Rating

Method for forming interconnect structure with low... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for forming interconnect structure with low..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming interconnect structure with low... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3153080