Method for forming interconnect in integrated circuits

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 46, 437193, 437200, H01L 2128

Patent

active

055959350

ABSTRACT:
A structure and method for fabricating intergrated circuit which provides for the detection of residual conductive material. A first conductive layer is deposited over the intergrated circuit and patterned to define a first interconnect layer. An insulating layer in then formed over the integrated circuit. A second conductive layer is then deposited and patterned to define a second interconnect layer. Residual conductive material can be formed during pattering of the second interconnect layer when portions of the second conductive layer remain adjacent to the vertical sidewalls of the first interconnect layer. To make the residual conductive material easier to detect, the conductivity of the residual conductive material is increased by either implanting impurities into the integrated circuit or siliciding the residual conductive material with a refractory metal.

REFERENCES:
patent: 4978629 (1990-12-01), Komori et al.
patent: 4980752 (1990-12-01), Jones, Jr.
patent: 5066995 (1991-11-01), Young et al.
patent: 5110766 (1992-05-01), Maeda et al.
patent: 5130782 (1992-07-01), Ashwell
patent: 5173437 (1992-12-01), Chi
patent: 5254497 (1993-10-01), Liu
patent: 5330933 (1994-07-01), Chan et al.
patent: 5366928 (1994-11-01), Wolters et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for forming interconnect in integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for forming interconnect in integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming interconnect in integrated circuits will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2323955

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.