Metal treatment – Compositions – Heat treating
Patent
1981-01-22
1983-01-18
Roy, Upendra
Metal treatment
Compositions
Heat treating
29571, 29576B, 148187, 357 91, H01L 21263, H01L 2122, H01L 700, H01L 21265
Patent
active
043690726
ABSTRACT:
A method of providing less than one micron p-n junction regions for IGFET devices in which a high concentration of arsenic is implanted so that its peak lies near the surface of a semiconductor substrate. Phosphorus is also implanted with an energy to provide a maximum concentration below that of the arsenic and of a magnitude at least one order of magnitude less than that of arsenic. An oxidation/anneal step thermally diffuses the implanted ions to form a junction less than one micron in thickness.
REFERENCES:
patent: 3798079 (1974-03-01), Chu et al.
patent: 3812519 (1974-05-01), Nakamura et al.
patent: 3840306 (1974-10-01), Raabe et al.
patent: 3879230 (1975-04-01), Nakamura et al.
patent: 3897276 (1975-07-01), Kondo
patent: 4028717 (1977-06-01), Joy et al.
patent: 4070687 (1978-01-01), Ho et al.
patent: 4099998 (1978-07-01), Ferro et al.
patent: 4106953 (1978-08-01), Onodera
patent: 4111719 (1978-09-01), Mader et al.
patent: 4111720 (1978-09-01), Michel et al.
patent: 4133701 (1979-01-01), Greenstein et al.
patent: 4133704 (1979-01-01), MacIver et al.
patent: 4144100 (1979-03-01), MacIver et al.
patent: 4155777 (1979-05-01), Dunkley et al.
patent: 4298401 (1981-11-01), Nuez et al.
patent: 4305201 (1981-12-01), Tiefert
patent: 4306916 (1981-12-01), Wollesen et al.
Stoneham et al. Jour. Electronic Materials, 9 (1980) 371.
Edel et al. IBM-TDB, 13 (1970) 632.
Bartholomew et al. IBM-TDB, 21 (1978) 1554.
Stolte, C. A. in Ion Implantation in Semiconductors 1976, ed. Chernow et al., Plenum, N.Y. 1977, p. 149.
B. K. Aggarwal, "Emitter Structure . . . ", IBM Tech. Discl. Bull., vol. 19, No. 1, Jun. 1976, pp. 162-163.
H. Yagi et al., "A Novel Bipolar Device . . . ", Tech. Digest 1974 IEDM, Wash., D.C., Dec. 9, 10, 11, 1974, pp. 262-265.
R. Heckingbottom et al., Radiation Effects, "Ion Implantation in Compound Semiconductors . . . ", vol. 17, pp. 31-36, 1973.
Bakeman, Jr. Paul E.
Fortino Andres G.
Geipel, Jr. Henry J.
Kasold Jeffrey P.
Quinn Robert M.
International Business Machines Corp.
Roy Upendra
Walter, Jr. Howard J.
LandOfFree
Method for forming IGFET devices having improved drain voltage c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming IGFET devices having improved drain voltage c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming IGFET devices having improved drain voltage c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-136359