Semiconductor device manufacturing: process – Chemical etching – Combined with the removal of material by nonchemical means
Reexamination Certificate
1999-12-21
2002-02-19
Hiteshew, Felisa (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Combined with the removal of material by nonchemical means
C438S633000
Reexamination Certificate
active
06348414
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to methods for fabricating semiconductor devices; and, more particularly, to methods for forming fine metal patterns by using damascene technique, which can form the fine patterns such as word line, bit line or the like by forming insulating film patterns and depositing the conductive film material within the hole formed between the insulating film patterns without etching the conductive film or followed by etching only the conductive film within the hole.
DESCRIPTION OF THE PRIOR ART
There will be described a method for forming fine metal patterns using damascene technique in accordance with a prior art, referring to
FIGS. 1
a
to
1
g.
First, as shown in
FIG. 1
a,
a first insulating film
11
is formed on a semiconductor substrate
10
and selectively etched to open the regions within which metal patterns will be formed later. A second insulating film is then deposited and wholly etched to form insulating film spacers
12
on the sidewell of the first insulating film pattern
11
, as shown in
FIG. 1
b.
Next, referring to
FIG. 1
c,
a glue layer
13
and a diffusion barrier film
14
are, in turn, deposited over the entire structure. A metal film
15
is then formed on the diffusion barrier film
14
as shown in
FIG. 1
d.
The glue layer
13
is for enhancing adhesive force between the metal film and lower layer (semiconductor substrate), and the diffusion barrier film
14
is for preventing the metal film from mutually reacting with the glue film
13
.
Then, referring to
FIG. 1
e,
the metal film
15
, the diffusion barrier film
14
and the glue layer
13
are simultaneously etched to form metal patterns, which are insulated with the insulating film patterns
11
and the insulating film spacers
12
. As shown in
FIGS. 1
f
and
1
g,
an etching stop layer
16
is deposited and flattened by chemical mechanical polishing or etching until the insulating film patterns
11
are exposed, thereby being left only on the metal pattern. The etching stop layer
16
will protect the metal pattern in the subsequent process for etching the first insulating film
11
pattern to form self align contact.
As described above, since the metal film
15
of the fine metal pattern is simultaneously etched with the diffusion barrier film
14
and the glue layer
13
, it is difficult to control the process in the method according to the prior art. Furthermore, in the structure of fine pattern according to the prior art, the diffusion barrier film
14
and the glue layer
13
enclose the conductive film
15
at its both sidewells and bottom. Therefore, the width of the metal film
15
is smaller than that of the predetermined and it is difficult to obtain fast operation speed from the device in accordance with the prior art.
In case of applying the prior art to fabrication of high integrated device having a line width of 0.13 &mgr;m or less, there are some difficulties in the process development that the thicknesses of the second insulating film
12
, the diffusion barrier film
14
and the glue layer
13
must be decreased.
SUMMARY OF THE INVENTION
It is, therefore, an object of the present invention to provide a method for forming fine metal patterns of semiconductor devices using damascene technique, which can enhance the operation speed of the devices by increasing the width of the metal film of the fine pattern.
It is another object of the present invention to provide a method for forming fine metal patterns of semiconductor devices using damascene technique, which can easily control the processes for forming the fine pattern by depositing only the metal film material of the fine pattern within the contact hole or via hole which is formed by etching the insulating film on a lower layer. In comparison that the metal film is deposited with a diffusion barrier film and glue layer within the hole in the prior art and simultaneously etched with the other films, in the method according to the present invention, only the metal film is deposited within the hole, and the diffusion barrier film and glue layer are deposited on the lower layer, not within the hole. Therefore, only the metal film can be etched within the hole, separating the etching of the other films.
In accordance with an aspect of the present invention, there is provided a method for forming fine metal patterns of semiconductor devices using damascene technique, which comprises the steps of: forming a glue layer and a diffusion barrier film on a lower layer, in turn; forming on the diffusion barrier film, insulating film patterns which define regions of fine patterns therebetween; forming a metal film within the fine pattern region; forming an etching stop film on the metal film within the fine pattern region; removing the insulating film to expose the diffusion barrier film; and selectively etching the diffusion barrier film and the glue layer using the etching stop film as an etching mask.
In accordance with another aspect of the present invention, there is provided a method for forming fine metal patterns of semiconductor devices using damascene technique, which comprises the steps of: forming a glue layer and a diffusion barrier film on a lower layer, in turn; forming on the diffusion barrier film, a first insulating film and selectively etching it to form the first insulating film patterns which define regions of fine patterns therebetween; forming a second insulating film over the entire structure and wholly etching it to form insulating film spacers on the sidewells of the first insulating film pattern; forming a metal film within the fine pattern region; forming an etching stop film on the metal film within the fine pattern region; removing the insulating film pattern to expose the diffusion barrier film; and selectively etching the diffusion barrier film and the glue layer using the etching stop film as an etching mask.
REFERENCES:
patent: 5877075 (1999-03-01), Dai et al.
patent: 5877076 (1999-03-01), Dai
patent: 5882996 (1999-03-01), Dai
patent: 5935762 (1999-08-01), Dai et al.
patent: 5946567 (1999-08-01), Weng et al.
patent: 6001733 (1999-12-01), Huang et al.
patent: 6174813 (2001-01-01), Wang
patent: 8-27187 (1996-10-01), None
patent: 9-5833 (1997-01-01), None
patent: 9-20266 (1997-01-01), None
patent: 9-64962 (1997-03-01), None
patent: 9-98284 (1997-04-01), None
patent: 9-204408 (1997-08-01), None
Chang Sung-Keun
Yun Hee-Yong
Hiteshew Felisa
Hyundai Electronics Industries Co,. Ltd.
LandOfFree
Method for forming fine metal patterns by using damascene... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming fine metal patterns by using damascene..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming fine metal patterns by using damascene... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2938296