Patent
1991-05-24
1992-09-22
Wojoiechowicz, Edward J.
357 42, 357 43, 357 59, 357 63, H01L 2972
Patent
active
051501848
ABSTRACT:
A bipolar transistor and method of making the same is disclosed. The transistor has an emitter region which is diffused from polysilicon into the intrinsic base region, where the polysilicon is doped with two dopant species of different diffusivity. The impurity concentration of the higher diffusivity species, for example phosphorous, can be selected to define the emitter junction depth, which is preferably shallow, while the impurity concentration of the lower diffusivity species, for example arsenic, can be selected to provide a high conductivity emitter electrode, as well as reduce the sensitivity of the emitter electrode to counterdoping from the implantation of the extrinsic base region. The structure is compatible with BiCMOS processing, as the same anneal can be used to diffuse the emitter and the source/drains of the MOS transistors, with the emitter junction depth optimized via the implant conditions of the higher diffusivity species. The emitter electrode according to the invention can also be exposed to the opposite conductivity type source/drain implant, with reduced sensitivity to counterdoping.
REFERENCES:
patent: 4647958 (1987-03-01), Gardner
patent: 4782030 (1988-11-01), Katsumata et al.
patent: 4969026 (1990-11-01), Van Der Velden et al.
Barndt B. Peter
Donaldson Richard L.
Matsil Ira S.
Texas Instruments Incorporated
Wojoiechowicz Edward J.
LandOfFree
Method for forming emitters in a BiCMOS process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming emitters in a BiCMOS process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming emitters in a BiCMOS process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1073106