Metal treatment – Process of modifying or maintaining internal physical... – Chemical-heat removing or burning of metal
Patent
1974-08-16
1976-12-21
Rutledge, L. Dewayne
Metal treatment
Process of modifying or maintaining internal physical...
Chemical-heat removing or burning of metal
29571, 29580, 156 17, 357 40, 357 41, 357 44, 357 49, 357 50, H01L 2176, H01L 2120
Patent
active
039986730
ABSTRACT:
An improved process for forming electrically-isolated regions in integrated circuits in the form of dielectric moats surrounding the regions and P-N junctions underlying the regions. Moats or notches are etched into the substrate prior to the formation of the buried isolation layer or further device information. A dielectric material such as silicon dioxide is deposited in the notches or moats and polycrystalline silicon is thereafter grown on the surface of the wafer to fill the notches or moats. The excess polysilicon formed on the surface of the wafer is then removed by mechanical lapping or polishing. Since there has been no doping or epitaxial growth, the wafer may be lapped directly to the substrate to remove all of the polysilicon and oxide from the surface while leaving the notches or moats lined with dielectric material and filled with polysilicon. There is thus no criticality to the lapping operation.
REFERENCES:
patent: 3296040 (1967-01-01), Wigton
patent: 3386865 (1968-06-01), Doo
patent: 3416224 (1968-12-01), Armstrong et al.
patent: 3432919 (1969-03-01), Rosvold
patent: 3500139 (1970-03-01), Frouin et al.
patent: 3559283 (1971-02-01), Kravitz
patent: 3579057 (1971-05-01), Stoller
patent: 3738877 (1973-06-01), Davidsohn
patent: 3784847 (1974-01-01), Kurz et al.
patent: 3818289 (1974-06-01), Mudge et al.
patent: 3861968 (1975-01-01), Magdo et al.
patent: 3883948 (1975-05-01), Allison
patent: 3886000 (1975-05-01), Bratter et al.
patent: 3892608 (1975-07-01), Kuhn
"VIP for Bipolars : Dielectric Isolation," Electronics, July 3, 1972, pp. 39-40.
Sanders et al., "Improved Dielectric-Junction . . . Circuits," Technical Digest, 1973 Internat. Electron Devices Mtg., Dec. 1973, pp.38-40.
Sanders et al., "Polysilicon-Filled Notch . . . Bipolar Memory," Electronics, Apr. 12, 1973, pp. 117-120.
Davidsohn et al., "Dielectric Isolated . . . Substrate Processes," Proc. IEEE, vol. 57, No. 9, Sept. 1969, pp. 1532-1537.
Rutledge L. Dewayne
Saba W. G.
LandOfFree
Method for forming electrically-isolated regions in integrated c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming electrically-isolated regions in integrated c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming electrically-isolated regions in integrated c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1837087