Coating processes – Electrical product produced – Integrated circuit – printed circuit – or circuit board
Patent
1994-12-08
1995-12-05
Valentine, Donald R.
Coating processes
Electrical product produced
Integrated circuit, printed circuit, or circuit board
427 98, 205126, 20412935, 20412975, 204DIG7, B05D 512, C25D 534, C25F 314
Patent
active
054727359
ABSTRACT:
The present invention relates to a method for selectively electroetching a metal from an electrical device having the steps of: immersing the electrical device in an etching solution; immersing a cathode in the etching solution; applying an etching potential to a preselected area of the metal; and maintaining a passivation potential at the metal to remain unetched. The metal to remain unetched is not electrically connected to the preselected area and the passivation potential does not equal the etching potential.
The present invention further relates to a method of forming an electrical connection to the inner layers of a multilayer circuit board having a copper foil surface layer and copper containing inner layers.
REFERENCES:
patent: 3562040 (1971-02-01), Garies
patent: 3701698 (1972-10-01), Forestek
patent: 3742597 (1973-07-01), Davis
patent: 3785945 (1974-01-01), MacArthur
patent: 3873429 (1975-03-01), Brown
patent: 4022619 (1977-05-01), Pagliaro et al.
patent: 4078980 (1978-03-01), Harris et al.
patent: 4135988 (1979-01-01), Dugan et al.
patent: 4217182 (1980-08-01), Cross
patent: 4303482 (1981-12-01), Buhne et al.
patent: 4391841 (1983-07-01), Zeblisky
patent: 4425380 (1984-01-01), Nuzzi et al.
patent: 4521262 (1985-06-01), Pellegrino
patent: 4588471 (1986-05-01), Griffith et al.
patent: 4765865 (1988-08-01), Gealer et al.
patent: 4783237 (1988-11-01), Aine et al.
patent: 5167778 (1992-12-01), Kaneko et al.
patent: 5252195 (1993-10-01), Kobayashi et al.
patent: 5374338 (1994-12-01), Boyko et al.
Boyko Christina M.
Carpenter Richard W.
Galasco Raymond T.
Semkow Krystyna W.
Wegener Herbert
International Business Machines - Corporation
Valentine Donald R.
LandOfFree
Method for forming electrical connection to the inner layers of does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming electrical connection to the inner layers of , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming electrical connection to the inner layers of will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1372515