Semiconductor device manufacturing: process – Making passive device – Stacked capacitor
Patent
1997-05-05
1999-08-24
Trinh, Michael
Semiconductor device manufacturing: process
Making passive device
Stacked capacitor
438253, 438254, 438397, 438735, 438737, 438738, H01L 2120
Patent
active
059435828
ABSTRACT:
The present invention discloses a method for forming DRAM stacked capacitors by utilizing a densified oxide layer as an etch-stop for the wet etching process of an upper oxide layer in forming a contact hole for the stacked capacitor and thus, eliminating the need of a silicon nitride etch-stop layer and the occurrence of numerous processing difficulties normally observed in such stacked capacitor forming process. The lower oxide layer can be formed by a BPTEOS chemistry while the upper oxide layer can be formed by an ozone-TEOS chemistry.
REFERENCES:
patent: 5270241 (1993-12-01), Dennison et al.
patent: 5273925 (1993-12-01), Yamanaka
patent: 5403767 (1995-04-01), Kim
patent: 5543346 (1996-08-01), Keum et al.
patent: 5627094 (1997-05-01), Chan et al.
patent: 5716884 (1998-02-01), Hsue et al.
patent: 5736450 (1998-04-01), Huang et al.
Huang Julie
Lee Shing-Long
Oh Edwin
Taiwan Semiconductor Manufacturing Co. Ltd.
Trinh Michael
LandOfFree
Method for forming DRAM stacked capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming DRAM stacked capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming DRAM stacked capacitor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-476169