Method for forming dielectric isolation in integrated circuits

Metal treatment – Process of modifying or maintaining internal physical... – Chemical-heat removing or burning of metal

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

29578, 29580, 148174, 148187, 357 40, 357 50, 357 59, H01L 2176, H01L 2704, H01L 2122

Patent

active

039727548

ABSTRACT:
In the fabrication of integrated circuits, a method is provided for forming dielectrically isolated regions in the silicon substrate comprising selectively etching recesses in a silicon substrate and thermally oxidizing the recessed portions of the silicon substrate to form regions of recessed silicon dioxide extending into the substrate. Then, a blanket introduction of impurities of opposite-type conductivity is made into the portions of the substrate remaining unoxidized, after which a layer of silicon of said opposite-type conductivity is epitaxially deposited on the substrate surface. Next, utilizing appropriate silicon nitride masking, recesses are etched into the silicon epitaxial layer in registration with the now buried regions of recessed silicon dioxide in the substrate. Then, the recessed portions of the silicon epitaxial layer are thermally oxidized to the extent sufficient to form regions of recessed silicon dioxide extending through said epitaxial layer into registered contact respectively with the regions of recessed silicon dioxide formed in the substrate.

REFERENCES:
patent: 3379584 (1968-04-01), Bean et al.
patent: 3386865 (1968-06-01), Doo
patent: 3481801 (1969-12-01), Hugel
patent: 3648125 (1972-03-01), Peltzer
patent: 3796613 (1974-03-01), Magdo et al.
patent: 3861968 (1975-01-01), Magdo et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for forming dielectric isolation in integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for forming dielectric isolation in integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming dielectric isolation in integrated circuits will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1927539

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.