Semiconductor device manufacturing: process – Making device array and selectively interconnecting – With electrical circuit layout
Reexamination Certificate
2006-08-08
2006-08-08
Weiss, Howard (Department: 2814)
Semiconductor device manufacturing: process
Making device array and selectively interconnecting
With electrical circuit layout
C438S095000, C438S239000, C438S393000
Reexamination Certificate
active
07087468
ABSTRACT:
A memory device wherein a diode is serially connected to a programmable resistor and is in electrical communication with a buried digit line. An electrically conductive plug is electrically interposed between the digit line and a strapping layer, thereby creating a double metal scheme wherein the strapping layer is a second metal layer overlying metal wordlines. In a method of a first embodiment the strapping material is electrically connected to the digit line through a planar landing pad overlying the conductive plug. An insulative material is sloped to the planar landing pad in order to provide a surface conducive to the formation of the strapping material. In a method of a second embodiment diodes are formed, each having a maximum width equal to f, which is equal to the minimum photolithographic limit of the photolithographic equipment being used, and distanced one from the other along a length of the digit line by a maximum distance equal to f; at least portions of the diodes are masked; at least a portion of an insulative material interposed between two diodes is removed to expose the buried digit line; and the conductive plug is formed in contact with the exposed portion of the buried digit line. After the formation of a programmable resistor in series with the diode a wordline is formed in electrical communication with each of the programmable resistors, and an insulative layer is formed overlying each wordline. Next an insulative spacer layer is deposited and etched to expose the conductive plug. The strapping layer is then formed overlying and in contact with the conductive plug.
REFERENCES:
patent: 3721838 (1973-03-01), Brickman et al.
patent: 4677742 (1987-07-01), Johnson
patent: 4796074 (1989-01-01), Roesner
patent: 4818717 (1989-04-01), Johnson et al.
patent: 4868616 (1989-09-01), Johnson et al.
patent: 4902377 (1990-02-01), Berglund et al.
patent: 4910168 (1990-03-01), Tsai
patent: 4948755 (1990-08-01), Mo
patent: 5150276 (1992-09-01), Gonzalez et al.
patent: 5166758 (1992-11-01), Ovshinsky et al.
patent: 5296716 (1994-03-01), Ovshinsky et al.
patent: 5379250 (1995-01-01), Harshfield
patent: 5392237 (1995-02-01), Iida
patent: 5426321 (1995-06-01), Hyodo
patent: 5534730 (1996-07-01), Mori et al.
patent: 5576572 (1996-11-01), Maeda et al.
patent: 5596522 (1997-01-01), Ovshinsky et al.
patent: 5646879 (1997-07-01), Harshfield
patent: 5700706 (1997-12-01), Juengling
patent: 5712508 (1998-01-01), Lien et al.
patent: 5731219 (1998-03-01), Ikeda et al.
patent: 5770498 (1998-06-01), Becker
patent: 5818749 (1998-10-01), Harshfield
patent: 5835409 (1998-11-01), Lambertson
patent: 5837564 (1998-11-01), Sandhu et al.
patent: 5841150 (1998-11-01), Gonzalez et al.
Flidlider et al., Permanent store semiconductor memory unit, Apr. 1981, Derwent Information LTD, 1982-09686E.
Gonzalez Fernando
Sandhu Gurtej S.
Violette Mike P.
Fletcher Yoder PC
Micro)n Technology, Inc.
Weiss Howard
LandOfFree
Method for forming conductors in semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming conductors in semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming conductors in semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3714082