Semiconductor device manufacturing: process – Chemical etching
Reexamination Certificate
2005-03-22
2005-03-22
Norton, Nadine G. (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
C438S706000, C438S733000, C438S723000, C438S724000, C216S017000, C216S018000, C216S074000
Reexamination Certificate
active
06869879
ABSTRACT:
A method is provided for forming a conductive interconnect in a semiconductor device. The method comprises forming a dielectric layer above a structure layer, forming a cap layer above the dielectric layer, forming a photoresist layer above the cap layer, and forming an opening in the photoresist layer. A first anisotropic etch is performed into a region of the cap layer underlying the opening in the photoresist layer to form an etched region in the cap layer, leaving a portion of the cap layer in the etched region. The pattern in the photoresist is transferred into the cap layer. The photoresist layer is removed from above the cap layer while the remaining portion of the cap layer in the etched region protects the dielectric layer from damage by the photoresist removal process. A second anisotropic etch is performed to form an opening in the dielectric layer, the opening in the dielectric layer having a sidewall. A barrier layer is formed above at least the sidewall of the opening in the dielectric layer, and a conductive material is deposited to fill at least the opening in the dielectric layer.
REFERENCES:
patent: 5817572 (1998-10-01), Chiang et al.
patent: 5821169 (1998-10-01), Nguyen et al.
patent: 5847460 (1998-12-01), Liou et al.
patent: 5877076 (1999-03-01), Dai
patent: 5982035 (1999-11-01), Tran et al.
patent: 6010965 (2000-01-01), Shields
patent: 6025273 (2000-02-01), Chen et al.
patent: 6103623 (2000-08-01), Lien et al.
patent: 6124165 (2000-09-01), Lien
patent: 6140024 (2000-10-01), Misium et al.
Wolf, S. and Tauber,R.N., “Silicon Processing for the VLSI Era”, vol. 2, pp.20-27.
AdvancedMicro Devices, Inc.
Ahmed Shamim
Norton Nadine G.
Williams Morgan & Amerson
LandOfFree
Method for forming conductive interconnects does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming conductive interconnects, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming conductive interconnects will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3417674