Semiconductor device manufacturing: process – Chemical etching – Combined with the removal of material by nonchemical means
Reexamination Certificate
2000-04-18
2002-07-16
Powell, William A. (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Combined with the removal of material by nonchemical means
C216S038000, C216S088000, C438S742000, C438S754000
Reexamination Certificate
active
06420267
ABSTRACT:
BACKGROUND OF THE INVENTION
A dynamic random access memory (DRAM) cell is implemented using a number of memory cells formed as part of a large array in a semiconductor chip. The memory cells typically comprise a storage capacitor in combination with an access transistor. A stacked DRAM cell is formed by a stacked capacitor structure which lies on the surface of a semiconductor. An underlying drain/source region from an access transistor is coupled to the stacked transistor's bottom electrode by a conductive plug which extends from the bottom electrode to an underlying drain/source region of the access transistor.
Typically, the conductive plug is separated from the bottom electrode by a diffusion barrier. For instance, U.S. Pat. No. 5,825,609 (hereinafter referred to as '609) to Andricacos et al. discloses such a structure at column 6, lines 58-60. This patent also describes a number of layered electrode structures generally connected together by conductive sidewall coatings. Andriacacos further discloses that the conductive plug structure can be entirely filled with one or more barrier materials. However, the complexity of the layered and conductive sidewall-coated structures generally are not well suited for small capacitors which are associated with 1 gigabit or higher memories.
REFERENCES:
patent: 5366920 (1994-11-01), Yamamichi et al.
patent: 6121146 (2000-09-01), Yoon et al.
Knorr Andreas
Lian Jenny
Lin Chenting
Schutz Ronald J.
Shen Hua
Braden Stanton
Infineon - Technologies AG
Powell William A.
LandOfFree
Method for forming an integrated barrier/plug for a stacked... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming an integrated barrier/plug for a stacked..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming an integrated barrier/plug for a stacked... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2901197