Method for forming a void free isolation structure utilizing etc

Metal treatment – Process of modifying or maintaining internal physical... – Chemical-heat removing or burning of metal

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

29576E, 29576W, 29578, 29580, 148174, 148DIG26, 148DIG50, 148DIG85, 148DIG25, 156643, 156644, 156648, 156653, 357 49, 357 50, H01L 21302, H01L 2176

Patent

active

045280479

ABSTRACT:
A void-free isolated semiconductor substrate is described which contains a pattern of substantially vertically sided trenches within a semiconductor body. The pattern of isolation trenches isolate regions of monocrystalline semiconductor material which may contain active and passive semiconductor devices. A first insulating layer is located upon the sidewalls of the trenches. The base or bottom of the trenches is open to the monocrystalline semiconductor body. An epitaxial layer extending from the base of the trenches fills the pattern of trenches up to a level from the upper surface of the trenches as specified approximately by the equation:

REFERENCES:
patent: 3661636 (1972-05-01), Green et al.
patent: 3956033 (1976-05-01), Roberson
patent: 3969168 (1976-07-01), Kuhn
patent: 4104086 (1978-08-01), Bondur et al.
patent: 4256514 (1981-03-01), Pogge
patent: 4309716 (1982-01-01), El-Kareh
patent: 4454647 (1984-06-01), Joy et al.
patent: 4473598 (1984-09-01), Ephrath et al.
L. M. Ephrath et al., Patent Application, Ser. No. 393,997, filed Jun. 30, 1982.
J. M. Harvilchuck et al., Patent Application, Ser. No. 822,775, filed Aug. 8, 1975, now abandoned.
N. Endo et al., "Novel Device Isolation Technology with Selective Epitaxial Growth", IEDM Tech. Digest, p. 241, San Francisco Meeting, Dec. 13-15, 1982.
French, W. B., "Technique for Reducing Surface Leakage . . . ", R.C.A. Tech. Notes, No. 919, Oct. 25, 1972, 2 pages.
Druminski et al., "Selective Etching and Epitaxial Refilling . . . ", J. Crystal Growth, 31, (1975), pp. 312-316.
Runyan et al., "Behavior of Large-Scale Surface Perturbations . . . ", J. Electrochem. Soc., vol. 114, No. 11, Nov. 1967, pp. 1154-1158.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for forming a void free isolation structure utilizing etc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for forming a void free isolation structure utilizing etc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a void free isolation structure utilizing etc will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-907890

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.