Fishing – trapping – and vermin destroying
Patent
1992-04-01
1993-05-25
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 52, 437 59, 437913, 437915, 148DIG53, 148DIG109, H01L 21265
Patent
active
052139905
ABSTRACT:
A method for connecting different conducting layers of a microelectronic device is disclosed. The method comprises: providing a first conducting layer (40); forming a first insulating layer (42) over said first conducting layer (40); forming a second conducting layer over said first insulating layer (42); patterning said second conducting layer to form a conducting element (44) over said first insulating layer (42) whereby the top surface of said first insulating layer (42) is protected from deleterious effects of further process steps; forming a second insulating layer (46) over said conducting element (44) and said first insulating layer (42) selectively removing said first insulating layer (42) and said second insulating layer (46), using an etch process which is selective over said insulating layers (42, 46) said conducting element (44) and said first conducting layer (40), to form a contact region (48) which straddles an edge of said conducting element (44) such that a portion of said conducting element (44) is exposed adjacent to an exposed portion of said conducting layer (40) with said first insulating layer (42) vertically interposed; and forming a third conducting layer (50) within said contact area (48). Other methods are also disclosed.
REFERENCES:
patent: 4609407 (1986-09-01), Masao et al.
patent: 4735915 (1988-04-01), Kita et al.
patent: 4874719 (1989-10-01), Kurosawa
patent: 4876215 (1989-10-01), Hsu
patent: 4980308 (1990-12-01), Hayashi et al.
patent: 4984200 (1991-11-01), Saitoo et al.
patent: 5016070 (1991-05-01), Sundaresan
patent: 5114879 (1992-05-01), Madan
patent: 5128738 (1992-07-01), Lee et al.
Barndt Peter B.
Donaldson Richard L.
Hearn Brian E.
Kesterson James C.
Texas Instruments Incorporated
LandOfFree
Method for forming a stacked semiconductor structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a stacked semiconductor structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a stacked semiconductor structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-897046