Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2006-06-27
2006-06-27
Pan, Daniel (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C712S014000, C712S016000
Reexamination Certificate
active
07069416
ABSTRACT:
A single chip active memory includes a plurality of memory stripes, each coupled to a full word interface and one of a plurality of processing element (PE) sub-arrays. The large number of couplings between a PE sub-array and its associated memory stripe are managed by placing the PE sub-arrays so that their data paths run at right angle to the data paths of the plurality of memory stripes. The data lines exiting the memory stripes are run across the PE sub-arrays on one metal layer. At the appropriate locations, the data lines are coupled to another orthogonally oriented metal layer to complete the coupling between the memory stripe and its associated PE sub-array. The plurality of PE sub-arrays are mapped to form a large logical array, in which each PE is coupled to four other PEs. Physically distant PEs are coupled using current mode differential logical couplings an drivers to insure good signal integrity at high operational speeds. Each PE contains a small DRAM register array.
REFERENCES:
patent: 3789372 (1974-01-01), Lejon
patent: 4876641 (1989-10-01), Cowley
patent: 5153684 (1992-10-01), Shoji et al.
patent: 5581773 (1996-12-01), Glover
patent: 5638533 (1997-06-01), Law
patent: 5727229 (1998-03-01), Kan et al.
patent: 5860084 (1999-01-01), Yaguchi
patent: 5962844 (1999-10-01), Merrill et al.
patent: 5963746 (1999-10-01), Barker et al.
patent: 6061367 (2000-05-01), Siemers
patent: 6205533 (2001-03-01), Margolus
patent: 6754802 (2004-06-01), Kirsch
Michael J. Flynn, “Very High-Speed Computing Systems,” Proceedings of the IEEE, vol. 54, No. 12, Dec. 1966, pp. 1901-1909.
Norman Margolus, “An Embedded DRAM Architecture for Large-Scale Spatial-Lattice Computations,” Computer Architecture News Conference, vol. 28, No. 2, May 2000; pp. 149-160.
FUZION 150 Product Overview, PixelFusion Ltd, PFL/004/99 v2. Revised Jan. 2000.
Gamma II Plus Technical Overview (visited Jul., 2000) www.cppus.com/techoverview.pdf.
Dickstein , Shapiro, Morin & Oshinsky, LLP
Micro)n Technology, Inc.
Pan Daniel
LandOfFree
Method for forming a single instruction multiple data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a single instruction multiple data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a single instruction multiple data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3681956