Method for forming a semiconductor structure with self-aligned c

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 34, 437 49, 437 51, 437 40, 437 41, 437192, 437193, 437200, H01L 2170

Patent

active

055894151

ABSTRACT:
Local interconnect structures and processes using dual-doped polysilicon. A single implant dopes part of the polysilicon local interconnect layer p-type, and also diffuses through the polysilicon interconnect layer to enhance the doping of the PMOS drain regions, and also (optionally) adds to the doping of the PMOS source regions to provide source/drain asymmetry. The polysilicon interconnect layer is clad to reduce its conductivity, optionally with patterned rather than global cladding so that the diode can be used as a load element if desired.

REFERENCES:
patent: 3673471 (1972-06-01), Klein et al.
patent: 4450470 (1984-05-01), Shiba
patent: 4470852 (1984-09-01), Ellsworth
patent: 4498223 (1985-02-01), Goldman et al.
patent: 4559694 (1985-12-01), Yoh et al.
patent: 4740479 (1988-04-01), Noppl et al.
patent: 4785341 (1988-11-01), Ning et al.
patent: 4985746 (1991-01-01), Asahina
patent: 5418179 (1995-05-01), Hotta
patent: 5478771 (1995-12-01), Chan et al.
Lu, et al., "High-Performance Salicide Shallow-Junction CMOS Devices for submicrometer VLSI Application in Twin-Tub VI," IEEE Transactions on Electron Devices, vol. 36, No. 11, Nov. 1989.
Pfiester, et al., "A Cobalt Salicide CMOS Process with TiN-Strapped Polysilicon Gates," IEEE Electron Device Letters, vol. 12, No. 6, Jun. 1991.
Pfiester, et al., "A TiN Strapped Polysilicon Gate Cobalt Salicide CMOS Process," IEDM, p. 242 (1990).
Tang, et al., "Titanium Nitride Local Interconnect Technology for VLSI," IEEE Transactions on Electron Devices, vol. ED-24, No. 3 (1987).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for forming a semiconductor structure with self-aligned c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for forming a semiconductor structure with self-aligned c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a semiconductor structure with self-aligned c will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1141815

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.