Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Manufacturing optimizations
Reexamination Certificate
2011-06-14
2011-06-14
Rossoshek, Helen (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Design of semiconductor mask or reticle
Manufacturing optimizations
C716S050000, C716S051000, C716S052000, C716S053000, C716S055000, C382S145000, C382S279000
Reexamination Certificate
active
07962868
ABSTRACT:
A method for forming a semiconductor device includes performing a first optimization of a first edge location of a feature fragment, wherein the first optimization has a first speed per fragment, and performing a second optimization of a second edge location of the feature fragment, wherein the second optimization has a second speed per fragment that is slower than the first speed per fragment. Next, a result of the second optimization is used to form a reticle pattern; and a layer on a semiconductor wafer is patterned using the reticle pattern.
REFERENCES:
patent: 5326659 (1994-07-01), Liu et al.
patent: 5705301 (1998-01-01), Garza et al.
patent: 6077310 (2000-06-01), Tamamoto et al.
patent: 6081658 (2000-06-01), Rieger et al.
patent: 6214494 (2001-04-01), Bula et al.
patent: 6584609 (2003-06-01), Pierrat et al.
patent: 6665856 (2003-12-01), Pierrat et al.
patent: 6720565 (2004-04-01), Innes et al.
patent: 6765651 (2004-07-01), Fiekowsky et al.
patent: 6912323 (2005-06-01), Copeland et al.
patent: 6978438 (2005-12-01), Capodieci
patent: 7010776 (2006-03-01), Gallatin et al.
patent: 7256910 (2007-08-01), Lee
patent: 7266803 (2007-09-01), Chou et al.
patent: 7512927 (2009-03-01), Gallatin et al.
patent: 7562319 (2009-07-01), Pierrat et al.
patent: 7747978 (2010-06-01), Ye et al.
patent: 7788630 (2010-08-01), Li et al.
patent: 2002/0083408 (2002-06-01), Haffner et al.
patent: 2002/0133801 (2002-09-01), Granik et al.
patent: 2002/0188925 (2002-12-01), Higashi
patent: 2003/0140330 (2003-07-01), Tanaka et al.
patent: 2004/0122636 (2004-06-01), Adam
patent: 2005/0055658 (2005-03-01), Mukherjee et al.
patent: 2005/0076321 (2005-04-01), Smith
patent: 2005/0081179 (2005-04-01), Melvin, III
patent: 2005/0185159 (2005-08-01), Rosenbluth et al.
patent: 2007/0209029 (2007-09-01), Ivonin et al.
patent: 2008/0077907 (2008-03-01), Kulkami
patent: 2009/0070730 (2009-03-01), Zhang et al.
patent: 2009/0185740 (2009-07-01), Tirapu-Azpiroz et al.
patent: 2009/0193387 (2009-07-01), Mukherjee et al.
patent: 2010/0153904 (2010-06-01), Zhang
patent: 2010/0229147 (2010-09-01), Ye et al.
patent: 1582934 (2005-10-01), None
patent: 1584980 (2005-10-01), None
patent: 1329771 (2006-09-01), None
patent: 2005073807 (2005-08-01), None
patent: 2007048442 (2007-05-01), None
Liu et al., “Inverse Lithography Technology Principles in Practice; Unintuitive Patterns,” 2005 Proceedings of the SPIE, vol. 5992, pp. 886-893.
Word et al., “Enhanced Model-based OPC for 65nm and Below,” 21st European Mask and Lithography Conference, Jan. 31-Feb. 3, 2005, vol. 5835, Dresden, Germany, pp. 49-58.
Boone Robert
Gardin Christian
Lucas Kevin
Wimmer Karl
Freescale Semiconductor Inc.
Rossoshek Helen
LandOfFree
Method for forming a semiconductor device using optical... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a semiconductor device using optical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a semiconductor device using optical... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2680971