Semiconductor device manufacturing: process – Making device or circuit responsive to nonelectrical signal – Responsive to electromagnetic radiation
Reexamination Certificate
2001-11-21
2003-12-02
Zarabian, Zamir Amir (Department: 2822)
Semiconductor device manufacturing: process
Making device or circuit responsive to nonelectrical signal
Responsive to electromagnetic radiation
C438S007000, C438S031000, C438S032000, C438S048000, C438S072000, C438S097000
Reexamination Certificate
active
06656761
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the field of semiconductor processing and, more particularly, to optoelectronic devices.
BACKGROUND OF THE INVENTION
A continuing object of integrated circuit manufacturing is to increase the speed of operation. One obstacle is the speed at which signals for the source of information are sent to the integrated circuit. Optical devices are being investigated to increase the speed of operation by using light as opposed to an electrical signal as the source.
Since silicon substrates are typically used to form integrated circuits, it is desirable to build the optical devices with integrated circuitry on silicon substrates. However, the physical properties of silicon, such as its low absorption coefficient compared to germanium, make optoelectronic devices in silicon inefficient. One way to increase the efficiency is to form a resonant cavity detector within a silicon substrate. A resonant cavity detector includes, two mirrors or distributed Bragg reflectors (DBR) vertically separated from each other by a silicon layer. When light is applied to the resonant cavity device the mirrors bounce the light between each other and multiply the light intensity. The greater the light intensity the more number of electron and hole pairs will be formed in the silicon to transmit a signal.
If the silicon layer between the two mirrors is polysilicon, the current flowing in the absence of radiation (dark current) is large, which decreases the efficiency of the device. However, monocrystalline silicon has a low dark current and is therefore used as the silicon layer in resonant cavity devices.
One way the prior art forms a resonant cavity device with a monocrystalline silicon layer between the mirrors is to form the bottom mirror, etch two holes within the bottom mirror to expose the underlying silicon substrate and epitaxially grow silicon through the two holes and laterally across the top surface of the bottom mirror. Afterwards, the upper mirror is formed within the epitaxially grown silicon. By growing the semiconductor material laterally across the top surface of the bottom mirror the semiconductor material also grows vertically to a thickness much greater than desired. To reduce the thickness of the epitaxial layer, a chemical mechanical polish (CMP) or etch back step is needed. This process is undesirable for manufacturability because the epitaxial growth process is slow and the CMP or etch back step increases cycle time by adding additional steps. Additionally, the epitaxial growth introduces defects in the epitaxially grown silicon at the locations where the lateral overgrowth of the silicon meets over the top surface of the mirror. Thus, a more manufacturable process to form a monocrystalline semiconductor material between two mirrors in an optical device is needed.
REFERENCES:
patent: 4904083 (1990-02-01), Lu et al.
patent: 5063569 (1991-11-01), Xie
patent: 5331658 (1994-07-01), Shieh et al.
patent: 5493577 (1996-02-01), Choquette et al.
patent: 5600173 (1997-02-01), Suzunaga
patent: 5633527 (1997-05-01), Lear
patent: 5654559 (1997-08-01), Spaeth et al.
patent: 5724376 (1998-03-01), Kish, Jr. et al.
patent: 5828088 (1998-10-01), Mauk
patent: 5926317 (1999-07-01), Cushing
patent: 5956363 (1999-09-01), Lebby et al.
patent: 5977604 (1999-11-01), Babic et al.
patent: 5985686 (1999-11-01), Jayaraman
patent: 6001667 (1999-12-01), Saitoh et al.
patent: 6005262 (1999-12-01), Cunningham et al.
patent: 6061381 (2000-05-01), Adams et al.
patent: 6074892 (2000-06-01), Bowers et al.
patent: 6121068 (2000-09-01), Ramdani et al.
patent: 6134049 (2000-10-01), Spiller et al.
patent: 6150190 (2000-11-01), Stankus et al.
patent: 6180496 (2001-01-01), Farrens et al.
patent: 6222206 (2001-04-01), Chirovsky et al.
patent: 6233267 (2001-05-01), Nurmikko et al.
patent: 6277696 (2001-08-01), Carey et al.
patent: 6282219 (2001-08-01), Butler et al.
patent: 6284629 (2001-09-01), Yokokawa et al.
patent: 6309950 (2001-10-01), Forbes
patent: 6312797 (2001-11-01), Yokokawa et al.
patent: 6320206 (2001-11-01), Coman et al.
patent: 6340788 (2002-01-01), King et al.
patent: 6429463 (2002-08-01), Mauk
patent: 2001/0027021 (2001-10-01), Yao et al.
patent: 2002/0093025 (2002-07-01), Malone
patent: 2002/0102815 (2002-08-01), Hashimoto et al.
R.T.Carline et al., “Long-wavelength SiGe/Si resonant cavity infrared detector using a bonded silicon-on-oxide reflector”, Applied Physics Letters, vol. 68, No. 4, Jan. 22, 1996, pp. 544-546.*
Cheng Li et al., “Si1-xGex/Si resonant-cavity-enhanced photodetectors with a silicon-on-oxide reflector operating near 1.3 &mgr;m”, 2000 American Institute of Physics, Applied Physics Letters, vol. 77, No. 2, Jul. 10, 2000, pp. 157-159.*
Yukari Ishikawa et al., “Epitaxy-ready Si/SiO2Bragg reflectors by multiple separation-by-implanted-oxygen”, 1996 American Institute of Physics, Appl. Phys. Lett., vol. 69, No. 25, Dec. 16, 1996, pp. 3881-3883.*
J.D.Schaub et al., “Resonant-Cavity-Enhanced High-Speed Si Photodiode Grown by Epitaxial Lateral Overgrowth”, 1999 IEEE Photonics Technology Letters, vol. 11, No. 12, Dec. 1999, pp. 1647-1649.*
Gerold W. Neudeck et al., “Selective Epitaxial Growth Si Resonant-Cavity Photodetector”, 1998 IEEE Photonics Technology Letters, vol. 10, No. 1, Jan. 1998, pp. 129-131.*
J.C. Bean et al., “High-Speed Polysilicon Resonant-Cavity Photodiode with SiO2-Si Bragg Reflectors”, 1997 IEEE Photonics Technology Letters, vol. 9, No. 6, Jun. 1997, pp. 806-808.*
Z.-H. Zhu et al., “Wafer Bonding Technology and Its Applications in Optoelectronic Devices and Materials”, 1997 IEEE Journal of Selected Topics In Quantum Electronics, vol. 3, No. 3, Jun. 1997, pp. 927-936.*
C.Maleville et al., “Multiple SOI layers by mulitple Smart-Cut® transfers”, 2000 IEEE International SOI Conference, Oct. 2000, pp. 134-135.
Csutak Sebastian M.
Fowler Burt W.
Chiu Joanna G.
Soward Ida M.
Zarabian Zamir Amir
LandOfFree
Method for forming a semiconductor device for detecting light does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a semiconductor device for detecting light, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a semiconductor device for detecting light will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3108733