Fishing – trapping – and vermin destroying
Patent
1994-09-16
1996-01-09
Fourson, George
Fishing, trapping, and vermin destroying
437195, 437235, H01L 21465
Patent
active
054829003
ABSTRACT:
A process where a blanket metal layer and a blanket SiO.sub.2 layer are formed on the surface of a semiconductor substrate. A metallurgy pattern is formed in the metal and SiO.sub.2 layers, and a thin conformal SiO.sub.2 layer formed over the metallurgy pattern. A relatively thick non-conformal SOG layer of insulating material is formed over the Si).sub.2 layer, which is etched back. Subsequently a relatively thick CVD layer is deposited on the surface. The steps are repeated to form additional metallurgy levels.
REFERENCES:
patent: 5344797 (1994-09-01), Pai et al.
patent: 5352630 (1994-10-01), Kim et al.
patent: 5366850 (1994-11-01), Chen et al.
Wolf et al., Silicon Processing for VLSI Era, vol. 1 Process Technology, pp. 161, 555-559, 1986 Lattice Press.
Wolf, Silicon Processing for the VLSI Era, vol. II Process Technology, pp. 214-217, 279-285, 1990, Lattice Press.
Fourson George
Saile George O.
Stoffel Wolmar
Tsai H. Jey
United Microelectronics Corporation
LandOfFree
Method for forming a metallurgy system having a dielectric layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a metallurgy system having a dielectric layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a metallurgy system having a dielectric layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1302975