Method for forming a dual transistor structure

Details Method for forming a dual transistor structure Method for forming a dual transistor structure

1994-03-14

1995-05-09

Fourson, George

Fishing, trapping, and vermin destroying

437 50, 437915, H01L 21336

Patent

active

054139481

ABSTRACT:
A transistor structure (10) has a substrate (12). A first transistor is formed within the substrate (12) having a source region (38), a drain region (30), and a gate electrode formed by a first spacer (26a). A second transistor is formed within the substrate (12) by the source region (38), a drain region (28), and a gate electrode formed by a second spacer (26a). A third transistor is formed overlying the first transistor. The third transistor has a source region (34a), a drain region (34c), a channel region (34b), and a gate electrode formed by the first spacer (26a). A fourth transistor is formed overlying the second transistor. The fourth transistor has a source region (34a), a drain region (34c), a channel region (34b), and a gate electrode formed by the second spacer (26a). The first, second, third, and fourth transistors may be interconnected to form a portion of a compact static random access memory (SRAM) cell.

REFERENCES:
patent: 4554572 (1985-11-01), Chatterjee
patent: 4651408 (1987-03-01), MacElwee et al.
patent: 4729002 (1988-03-01), Yamazaki
patent: 4918510 (1990-04-01), Pfiester
patent: 4987092 (1991-01-01), Kobayashi
patent: 4997785 (1991-03-01), Pfiester
patent: 5039622 (1991-08-01), Ishihara
patent: 5041886 (1991-08-01), Lee
patent: 5047812 (1991-09-01), Pfiester
patent: 5095347 (1992-03-01), Kirsch
patent: 5096845 (1992-03-01), Inoue
patent: 5101250 (1992-03-01), Arima et al.
patent: 5128731 (1992-07-01), Lien et al.
patent: 5192705 (1993-03-01), Itoh
patent: 5266507 (1993-11-01), Wu
patent: 5273921 (1993-12-01), Neudeck et al.
Silicon-On-Insulator "Gate-All Around Device", Colinge et al.; IEEE, 1990, pp. 595-598.
Impact of Surrounding Gate Transistor (SGT) for Ultra-High Density LSI's, Takato et al.; IEEE, 1991, pp. 573-577.

Affiliated with

Also associated with

Rating

Method for forming a dual transistor structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for forming a dual transistor structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a dual transistor structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1704998