Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2003-10-20
2008-11-04
Mai, Tan V. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
07447720
ABSTRACT:
A method for finding an extrema for an n-dimensional array having a plurality of processing elements, the method includes determining within each of the processing elements a dimensional extrema for a first dimension of the n-dimensional array, wherein the dimensional extrema is related to one or more local extrema of the processing elements in the first dimension, determining within each of the processing elements a next dimensional extrema for a next dimension of the n-dimensional array, wherein the next dimensional extrema is related to one or more of the first dimensional extrema, and repeating the determining within each of the processing elements a next dimensional extrema for each of the n-dimensions, wherein each of the next dimensional extrema is related to a dimensional extrema from a previously selected dimension.
REFERENCES:
patent: 4410960 (1983-10-01), Kasuya
patent: 5122979 (1992-06-01), Culverhouse
patent: 5241677 (1993-08-01), Naganuma et al.
patent: 5262969 (1993-11-01), Ishihara
patent: 5535387 (1996-07-01), Matsuoka et al.
patent: 5581773 (1996-12-01), Glover
patent: 5630129 (1997-05-01), Wheat
patent: 5737251 (1998-04-01), Kohno et al.
patent: 5850489 (1998-12-01), Rich
patent: 5892517 (1999-04-01), Rich
patent: 5966528 (1999-10-01), Wilkinson et al.
patent: 5991785 (1999-11-01), Alidina et al.
patent: 6029244 (2000-02-01), Oberman et al.
patent: 6078945 (2000-06-01), Hinsley
patent: 6219776 (2001-04-01), Pechanek et al.
patent: 6279088 (2001-08-01), Elliott et al.
patent: 6292822 (2001-09-01), Hardwick
patent: 6404439 (2002-06-01), Coulombe et al.
patent: 6421772 (2002-07-01), Maeda et al.
patent: 6430618 (2002-08-01), Karger et al.
patent: 6948056 (2005-09-01), Roth et al.
patent: 2002/0116425 (2002-08-01), Imai
patent: 0404012 (1990-12-01), None
patent: 7-064766 (1993-03-01), None
patent: 1546960 (1990-02-01), None
patent: WO 1991/019259 (1991-12-01), None
patent: WO 99/19791 (1999-04-01), None
patent: WO 2001/067238 (2001-11-01), None
Daehyun Kim, Mainak Chaudhuri, and Mark Heinrich, Leveraging Cache Coherence in Active Memory Systems, Proceedings of the 16th ACM.
Int'l Conference on supercomputing, pp. 2-13, New York City, USA, Jun. 2002.
Mainak Chaudhuri, Daehyun Kim, and Mark Heinrich, Cache Coherence Protocol Design for Active Memory Systems, Proceedings of the 2002.
Int'l Conference on Parallel and Distributed Processing Techniques and Applications, pp. 83-89, Las Vegas, USA, Jun. 2002.
Jones Day
Mai Tan V.
Micro)n Technology, Inc.
Pencoske Edward L.
LandOfFree
Method for finding global extrema of a set of bytes... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for finding global extrema of a set of bytes..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for finding global extrema of a set of bytes... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4023098