Fishing – trapping – and vermin destroying
Patent
1994-01-25
1995-03-14
Fourson, George
Fishing, trapping, and vermin destroying
437 62, 437186, 437197, 437175, 257 57, H01L 21265
Patent
active
053977211
ABSTRACT:
A method for fabricating a vertical thin film transistor capable of improving a current driving capability. The method includes the steps of sequentially forming a source electrode and a high concentration n type doped, first semiconductor layer over a substrate, selectively removing the source electrode and the first semiconductor layer at their portions at which a gate electrode is to be formed, sequentially depositing an insulating film and a metal layer for the gate electrode over the entire exposed surface of the resulting structure and then selectively removing the insulating film and the metal layer to form the gale electrode, anodizing an exposed surface of the gate electrode to form a gate insulating film, depositing an intrinsic, second semiconductor layer over the entire exposed surface of the resulting structure and depositing a high concentration n type doped, third semiconductor layer over the second semiconductor layer, and forming a drain electrode over the third semiconductor layer.
REFERENCES:
patent: 4587712 (1986-05-01), Baliga
patent: 4646426 (1987-03-01), Sasaki
patent: 4654959 (1987-04-01), Takafuji et al.
patent: 4980308 (1990-12-01), Hayashi et al.
Fourson George
Goldstar Electron Co. Ltd.
Mason David M.
LandOfFree
Method for fabricating vertical thin film transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating vertical thin film transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating vertical thin film transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-713409