Fishing – trapping – and vermin destroying
Patent
1993-01-27
1994-08-16
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437228, 437246, 437 57, 156634, 156644, 156643, H01L 21302
Patent
active
053387023
ABSTRACT:
The present invention provides a method for fabricating tungsten local interconnections in high density CMOS circuits, and also provides high density CMOS circuits having local interconnections formed of tungsten. Pursuant to the method, an etch stop layer of chromium is initially deposited on the circuit elements of the CMOS silicon substrate. Next, a conductive layer of tungsten is non-selectively deposited on the chromium layer. A photoresist mask is then lithographically patterned over the tungsten layer. The tungsten layer is then etched down to, and stopping at, the chromium layer, after which the photoresist mask is stripped. The stripping preferably uses a low temperature plasma etch in O.sub.2 at a temperature of less than 100.degree. C. Finally, a directional O.sub.2 reactive ion etch is used to remove the chromium layer selectively to the silicon substrate. Borderless contacts are formed with the aid of the chromium etch stop layer beneath the tungsten local interconnection layer. The method of integration of this approach results in anisotropic metal lines patterned over topography using a standard photoresist mask. This approach also allows partial overlap of contacts to reduce device dimensions, and thereby results in improved density and performance.
REFERENCES:
patent: 4914056 (1990-04-01), Okumura
patent: 4920072 (1990-04-01), Keller et al.
patent: 4925524 (1990-05-01), Beatty
patent: 5164330 (1992-09-01), Davis et al.
patent: 5167760 (1992-12-01), Mu et al.
Jurgensen et al., J. Vac. Sci. Tech. B, vol. 9, No. 6, Nov./Dec. 1991, pp. 3280-3286.
Kitcher, J. R., IBM Technical Disclosure Bulletin, vol. 23, No. 4, Sep. 1980, p. 1395.
Gambino Jeffrey P.
Gifford George G.
Kobeda Edward
Mazzeo Nickolas J.
Chaudhuri Olik
Horton Ken
International Business Machines - Corporation
LandOfFree
Method for fabricating tungsten local interconnections in high d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating tungsten local interconnections in high d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating tungsten local interconnections in high d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-951687