Method for fabricating semiconductor package with...

Details Method for fabricating semiconductor package with... Method for fabricating semiconductor package with...

2007-07-22

2009-06-23

Trinh, Michael (Department: 2822)

Semiconductor device manufacturing: process

Packaging or treatment of packaged semiconductor

C438S108000, C438S127000, C438S614000

Reexamination Certificate

active

07550315

ABSTRACT:
A semiconductor package includes a substrate formed of a board material, a semiconductor die bonded to the substrate, and an encapsulant on the die. The package also includes an array of external contacts formed as multi layered metal bumps that include a base layer, a bump layer, and a non-oxidizing outer layer. The external contacts are smaller and more uniform than conventional solder balls, and can be fabricated using low temperature deposition processes, such that package warpage is decreased. Further, the external contacts can be shaped by etching to have generally planar tip portions that facilitate bonding to electrodes of a supporting substrate. Die contacts on the substrate can also be formed as multi layered metal bumps having generally planar tip portions, such that the die can be flip chip mounted to the substrate. A method for fabricating the package includes the step of depositing the different layers for the metal bumps using electroless and electrolytic deposition, and then etching the different layers to shape the metal bumps.

REFERENCES:
patent: 4494688 (1985-01-01), Hatada et al.
patent: 5288769 (1994-02-01), Papageorge et al.
patent: 5397917 (1995-03-01), Ommen et al.
patent: 5397921 (1995-03-01), Karnezos
patent: 5434452 (1995-07-01), Higgins, III
patent: 5468995 (1995-11-01), Higgins, III
patent: 5616958 (1997-04-01), Laine et al.
patent: 5821626 (1998-10-01), Ouchi et al.
patent: 5877559 (1999-03-01), Takayama et al.
patent: 5956235 (1999-09-01), Kresge et al.
patent: 5962921 (1999-10-01), Farnworth et al.
patent: 6013948 (2000-01-01), Akram et al.
patent: 6048755 (2000-04-01), Jiang et al.
patent: 6122171 (2000-09-01), Akram et al.
patent: 6137164 (2000-10-01), Yew et al.
patent: 6157084 (2000-12-01), Hino et al.
patent: 6222272 (2001-04-01), Takayama et al.
patent: 6281106 (2001-08-01), Higdon et al.
patent: 6300576 (2001-10-01), Nakamura et al.
patent: 6337445 (2002-01-01), Abbott et al.
patent: 6362087 (2002-03-01), Wang et al.
patent: 6365974 (2002-04-01), Abbott et al.
patent: 6396155 (2002-05-01), Nukiwa et al.
patent: 6403457 (2002-06-01), Tandy
patent: 6426875 (2002-07-01), Akram et al.
patent: 6441495 (2002-08-01), Oka et al.
patent: 6457632 (2002-10-01), Teshima et al.
patent: 6487088 (2002-11-01), Asai et al.
patent: 6534723 (2003-03-01), Asai et al.
patent: 6586826 (2003-07-01), Glenn et al.
patent: 6683387 (2004-01-01), Brownfield
patent: 6720661 (2004-04-01), Hanaoka et al.
patent: 7202556 (2007-04-01), 'Khng et al.
patent: 7208828 (2007-04-01), 'Khng et al.
patent: 7253022 (2007-08-01), 'Khng et al.
patent: 2001/0047880 (2001-12-01), Abbott et al.
patent: 2002/0000652 (2002-01-01), Goh
patent: 2002/0030245 (2002-03-01), Hanaoka et al.
patent: 2002/0070438 (2002-06-01), Ference et al.
patent: 2002/0076910 (2002-06-01), Pace
patent: 2002/0130397 (2002-09-01), Yew et al.
patent: 2003/0006503 (2003-01-01), Yoneda et al.
Ahti Aintila et al, “Electroless Ni/Au Bumps for Flipchip-on-Flex and TAB Applications”, IEEE/CPMT Int'l Electronics Manufacturing Technology Symposium, pp. 160-164, 1994.

Affiliated with

Also associated with

Rating

Method for fabricating semiconductor package with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating semiconductor package with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating semiconductor package with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4101178