Fishing – trapping – and vermin destroying
Patent
1993-07-16
1996-02-06
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437241, 437 42, 437 57, 437 52, H01L 21265, H01L 2102, H01L 2700, H01L 2170
Patent
active
054895421
ABSTRACT:
A method for fabricating a semiconductor device on a silicon substrate, consists of producing a silicon oxide film on the silicon substrate producing a thin silicon nitride film on the silicon oxide film, thermally nitriding the silicon nitride film in an atmosphere of nitrogenous gas, producing a conductive film on the silicon nitride film nitrided in the atmosphere of the nitrogenous gas, producing a gate region from the silicon oxide film, the silicon nitride film, and the conductive film, a channel region being positioned under the gate region in the silicon substrate, producing a source region in the silicon substrate adjacent to one side of the channel region, producing a drain region in the silicon substrate adjacent to another side of the channel region, and producing wiring regions on the source region, the drain region, and the gate region.
REFERENCES:
patent: 3793090 (1974-02-01), Barite et al.
patent: 4192059 (1980-03-01), Khan et al.
patent: 4372033 (1983-02-01), Chiao
patent: 4455737 (1984-06-01), Godejahn, Jr.
patent: 4517729 (1985-05-01), Batra
patent: 4623912 (1986-11-01), Chang et al.
patent: 4644637 (1987-02-01), Temple
patent: 4798810 (1989-01-01), Blanchard et al.
patent: 4962065 (1990-10-01), Brown et al.
patent: 4980307 (1990-12-01), Ito et al.
patent: 5013692 (1991-05-01), Ide et al.
patent: 5043224 (1991-08-01), Jaccodine et al.
patent: 5254506 (1993-10-01), Hori
patent: 5258333 (1992-11-01), Shappir et al.
Wolf, S. "Silicon Processing for the VLSI ERA", Lattice Press, Sunset Beach, CA. vol. 2, (1990) pp. 362, 397-399.
Wolf, S and R. Tauber "Silicon Processing for the VLSI ERA", Lattice Press Sunset Beach, CA. vol. 1 (1986). pp. 191-194.
Iwai Hiroshi
Momose Hisayo S.
Morimoto Toyota
Ozawa Yoshio
Yamabe Kikuo
Chaudhuri Olik
Dutton Brian K.
Kabushiki Kaisha Toshiba
LandOfFree
Method for fabricating semiconductor device in which threshold v does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating semiconductor device in which threshold v, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating semiconductor device in which threshold v will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2174730