Metal treatment – Process of modifying or maintaining internal physical... – Chemical-heat removing or burning of metal
Patent
1977-07-12
1979-01-23
Rutledge, L. Dewayne
Metal treatment
Process of modifying or maintaining internal physical...
Chemical-heat removing or burning of metal
29571, 29576W, 29578, 148 15, 148175, 156643, 156652, 156653, 156657, 156662, 357 23, 357 40, 357 42, 357 50, 357 54, H01L 2122, H01L 21316
Patent
active
041359542
ABSTRACT:
A method for fabricating self-aligned regions of semiconductor devices such as bipolar or field effect transistors using three masking layers which are selectively etchable with respect to each other on the surface of the semiconductor body. A dimensional mask is deposited over the three layers so that the set of all of the self-aligned impurity regions to be formed through the surface of the body are defined by etching the upper masking layer, with the intermediate layer acting as an etch-stop. Using conventional wet or dry resist processes, each subset of similar impurity regions may then be formed selectively through the intermediate and lower layers without the need for precisely aligning any subsequent mask.
REFERENCES:
patent: 3479237 (1969-11-01), Bergh et al.
patent: 3560278 (1971-02-01), Sanera
patent: 3771218 (1973-11-01), Langdon
patent: 3783047 (1974-01-01), Paffen et al.
patent: 3833429 (1974-09-01), Monma et al.
patent: 3860466 (1975-01-01), Workman et al.
patent: 3883372 (1975-05-01), Lin
patent: 3900352 (1975-08-01), Potter
patent: 3948694 (1976-04-01), Mills
patent: 4021270 (1977-05-01), Hunt et al.
patent: 4044452 (1977-08-01), Abbas et al.
Dhaka et al., "Masking Technique" I.B.M. Tech. Discl. Bull., vol. 11, No. 7, Dec. 1968, p. 864-865.
Chang Augustine W.
Gaind Arun K.
Galvin Thomas F.
International Business Machines - Corporation
Rutledge L. Dewayne
Saba W. G.
LandOfFree
Method for fabricating self-aligned semiconductor devices utiliz does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating self-aligned semiconductor devices utiliz, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating self-aligned semiconductor devices utiliz will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2271680