Method for fabricating self-aligned epitaxial base transistor

Details Method for fabricating self-aligned epitaxial base transistor Method for fabricating self-aligned epitaxial base transistor

1993-04-14

1994-08-23

Thomas, Tom

Fishing, trapping, and vermin destroying

437 7, 437162, 437909, 148DIG11, 148DIG124, H01L 21265

Patent

active

053407539

ABSTRACT:
The present invention is directed to a method for forming a self-aligned epitaxial base transistor in a double polysilicon type process using non-selective low temperature epitaxy (LTE) to form the base layer. The present invention utilizes a thin very heavily doped LTE layer that is both a conductive etch stop and a diffusion source for doping the extrinsic base of the transistor. The deposition of the non-selective LTE base layer is followed immediately by the deposition of the conductive etch stop layer. A layer of undoped polycrystalline semiconductor is deposited on the conductive etch stop layer and subsequently ion implanted. Oxide and nitride insulating layers are deposited and the structure is patterned using a highly directional reactive ion etch to form the emitter window leaving a thin layer of the polycrystalline layer. The thin polycrystalline layer is selectively removed in a KOH solution leaving the conductive etch stop layer. The portion of the etch stop layer exposed in the emitter window is selectively removed by oxidation. Thereafter, conventional double polysilicon processing techniques are continued to form the insulator sidewalls and the emitter region in the window. During an annealing drive-in step, the conductive etch stop layer acts as an additional dopant source to the extrinsic base. The etch stop layer provides a conductive contact between the instrinsic base and the extrinsic base of the transistor.

REFERENCES:
patent: 3929528 (1975-12-01), Davidson et al.
patent: 4338622 (1982-07-01), Feth et la.
patent: 4381953 (1983-05-01), Ho et al.
patent: 4534806 (1985-08-01), Magdo
patent: 4641416 (1987-02-01), Iranmanesh et al.
patent: 4703554 (1987-11-01), Havemann
patent: 4733287 (1988-03-01), Bower
patent: 4892837 (1990-01-01), Kudo
patent: 5006912 (1991-04-01), Smith et al.
patent: 5008207 (1991-04-01), Blouse et al.
patent: 5132765 (1992-07-01), Blouse et al.
Kuhn, G. L., et al., "Thin Silicon Film on Insulating Substrate," Journal of the Electrochemical Society, vol. 120, No. 11, pp. 1563-1566 (1973).
Burghartz, J. N., et al., "Self-Aligned SiGe-Base Heterojunction Bipolar Transistor By Selective Epitaxy Emitter Window (SEEW) Technology," IEEE Electron Device Letters, vol. 11, No. 7, pp. 288-290 (Jul. 1990).

Affiliated with

Also associated with

Rating

Method for fabricating self-aligned epitaxial base transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating self-aligned epitaxial base transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating self-aligned epitaxial base transistor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-502525