Method for fabricating multi-chip stacked package

Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S686000, C257S676000, C257S777000, C257S696000, C257S723000, C438S123000

Reexamination Certificate

active

07919358

ABSTRACT:
A multi-chips stacked package method which includes providing a lead frame includes a top surface and a reverse surface formed by a plurality of inner leads and a plurality of outer leads; fixing a first chip on the reverse surface of the lead frame and the active surface of the first chip includes a plurality of first pads closed to the central region; forming a plurality of first metal wires, and the first pads are electrically connected to the first inner leads and the second inner leads by the first metal wires; forming a plurality of metal spacers on the thermal fin of the lead frame; fixing a second chip to electrically connect to the top surface of the first inner leads and the second inner leads; forming a plurality of second metal wires, and the second pads are electrically connected to the top surface of the first inner leads and the second inner leads; and flowing a molding to form an encapsulated material to cover the first chip, the first metal wires, the second chip, the second metal wires, the first inner leads and the second inner leads and the outer leads being exposed.

REFERENCES:
patent: 4982265 (1991-01-01), Watanabe et al.
patent: 5138438 (1992-08-01), Masayuki et al.
patent: 5789803 (1998-08-01), Kinsman
patent: 6744121 (2004-06-01), Chang et al.
patent: 6838754 (2005-01-01), Kim
patent: 6919627 (2005-07-01), Liu et al.
patent: 6977427 (2005-12-01), Hetzel et al.
patent: 2005/0200009 (2005-09-01), Kang et al.
patent: 2009/0072361 (2009-03-01), Shen et al.
U.S. Appl. No. 12/122,779, filed May 19, 2008, Shen, et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for fabricating multi-chip stacked package does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating multi-chip stacked package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating multi-chip stacked package will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2677631

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.