Fishing – trapping – and vermin destroying
Patent
1994-02-02
1997-03-04
Quach, T. N.
Fishing, trapping, and vermin destroying
437160, 437200, 437950, H01L 21225, H01L 21335
Patent
active
056078846
ABSTRACT:
A method for fabricating an MOS transistor having a source/drain region of shallow junction and a thin silicide film is disclosed. The present method takes advantage of the phase separation of the Ti-excessed titanium nitride film and is capable of forming a thin silicide film in a once metal thermal annealing process. The method employs dopant implant to the titanium nitride and silicide and thermal anneal for diffusion to form source and drain regions.
REFERENCES:
patent: 4887146 (1989-12-01), Hinode
patent: 4920073 (1990-04-01), Wei et al.
patent: 4923822 (1990-05-01), Wang et al.
patent: 5102827 (1992-04-01), Chen et al.
patent: 5196360 (1993-03-01), Doan et al.
patent: 5223081 (1993-06-01), Doan
patent: 5268317 (1993-12-01), Schwalke et al.
patent: 5413957 (1995-05-01), Byun
Fujimura, N., et al., "TiSi.sub.2 Formation . . . ", Applied Surface Science 41/42 (1989), pp. 272-276.
Jing, H., et al., "Ultra Shallow Junction Formations . . . ", J. Electrochem. Soc., vol. 139, No. 1, Jan. 1992, pp. 196-218.
Paper Entitled "Ultra Shallow Junction Formation Using Diffusion From Silicides" By H. Jiang, et al., Published in J. Electrochem. Soc., vol. 139, No. 1, Jan. 1992. pp. 196-206.
LG Semicon Co. Ltd.
Quach T. N.
LandOfFree
Method for fabricating MOS transistor having source/drain region does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating MOS transistor having source/drain region, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating MOS transistor having source/drain region will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2145814