Method for fabricating MOS transistor

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 40, 437 41, 437 45, 437 56, 437 57, 437203, H01L 21265

Patent

active

053745752

ABSTRACT:
A method for fabricating an LDD MOS transistor having an improved structure capable of simplifying the fabrication and improving characteristics of the transistor. The methods includes the steps of forming a field oxide film for an active region isolation on a silicon substrate, thickly depositing an oxide film and etching the thick oxide film to form a first opening over an active region, forming side wall spacers in the first opening, implanting p type impurity ions in the silicon substrate through the first opening to form a channel region, filling the first opening with a first polysilicon film, removing the spacers to form second openings respectively in both sides of the first polysilicon film, implanting n type impurity ions in the silicon substrate through the second openings to form low concentration source and drain regions respectively disposed adjacent to both lateral ends of the channel region, removing the first polysilicon film to form a third opening, growing an oxide film over the resulting structure to form a gate oxide film, filling the third opening with a second polysilicon film, patterning the gate oxide film, and implanting n type impurity ions in the silicon substrate to form high concentration source and drain regions respectively disposed adjacent to the low concentration source and drain regions.

REFERENCES:
patent: 4577392 (1986-03-01), Peterson
patent: 4597824 (1986-07-01), Shinada et al.
patent: 4745082 (1988-05-01), Kwok
patent: 4907048 (1990-03-01), Huang
patent: 4939154 (1990-07-01), Shimbo
patent: 4948745 (1990-08-01), Pfiester et al.
patent: 4963504 (1990-10-01), Huang
patent: 4984042 (1991-01-01), Pfiester et al.
patent: 4997778 (1991-03-01), Sim et al.
patent: 5061975 (1991-10-01), Inuishi et al.
patent: 5082794 (1992-01-01), Pfiester et al.
patent: 5175119 (1992-12-01), Matsutani
patent: 5200352 (1993-04-01), Pfiester
patent: 5238859 (1993-08-01), Kamijo et al.
patent: 5270234 (1993-12-01), Huang et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for fabricating MOS transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating MOS transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating MOS transistor will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2385962

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.