Fishing – trapping – and vermin destroying
Patent
1988-08-17
1991-07-16
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 29, 437 40, 437 50, 437160, 437164, 437228, 437233, 437235, 357 234, 148DIG126, H01L 2170
Patent
active
050325329
ABSTRACT:
A method for fabricating an insulated gate semiconductor device comprises the steps of forming insulated gates on an n.sup.- -layer surface, forming p-well layers in the n.sup.- -layer using the insulated gates as masks, forming phosphosilicate glass layers on the side walls of the insulated gates and diffusing the impurities from the phosphosilicate glass layers into the p-well layers to form n.sup.+ -source layer.
REFERENCES:
patent: 3907617 (1975-09-01), Zwernemann
patent: 4209350 (1980-06-01), Ho et al.
patent: 4364073 (1982-12-01), Becke et al.
patent: 4419809 (1983-12-01), Riseman et al.
patent: 4419810 (1983-12-01), Riseman
patent: 4445267 (1984-05-01), De La Moneda et al.
patent: 4503598 (1985-03-01), Vora et al.
patent: 4587713 (1986-05-01), Goodman et al.
patent: 4598461 (1986-07-01), Love
patent: 4639754 (1987-01-01), Wheatley, Jr.
patent: 4691435 (1987-08-01), Anantha et al.
patent: 4757032 (1988-07-01), Contiero
patent: 4774198 (1988-09-01), Contiero et al.
patent: 4775879 (1988-10-01), Robb et al.
B. J. Baliga et al., "Temperature Behaviour of Insulated Gate Transistor Characteristics", Solid State Electronics, vol. 28, No. 3, pp. 289-297, 1985.
Mori Mutsuhiro
Nakano Yasunori
Tanaka Tomoyuki
Yasuda Yasumichi
Chaudhuri Olik
Hitachi , Ltd.
Thomas Tom
LandOfFree
Method for fabricating insulated gate semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating insulated gate semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating insulated gate semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-131404