Semiconductor device manufacturing: process – Having magnetic or ferroelectric component
Reexamination Certificate
1999-12-15
2001-10-23
Tsai, Jey (Department: 2812)
Semiconductor device manufacturing: process
Having magnetic or ferroelectric component
C438S240000
Reexamination Certificate
active
06306666
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to a method for fabricating a semiconductor memory device, and more particularly to a method for fabricating a semiconductor memory device using a ferroelectric layer as a capacitor insulating layer.
BACKGROUND OF THE INVENTION
Together with recent development of semiconductor manufacturing technology, demand of memory device had been increased rapidly. Therefore, high capacitance within small dimension of device is required. Capacitance of a capacitor is in proportion to dielectric constant of a dielectric and is reverse proportion thickness of the dielectric. As the device is highly integrated, in order to optimize the capacitance, there have been suggested various methods such as a method using an insulator having high dielectric constant as a capacitor insulating layer; a method enlarging dimension of electrode and a method reducing thickness of the dielectric. To provide such high capacitance, SiO
2
/Si
3
N
4
or Ta
2
O
5
has been used as dielectrics. To enlarge dimension of electrode, a three dimensional structure such as a stack type or a trench type in a planar capacitor cell has been suggested.
However, conventional dielectrics such as SiO
2
/Si
3
N
4
or Ta
2
O
5
can not be applied any more as a capacitor insulating layer to highly integrated memory devices over 1 Gbit. Then, recently BST having high dielectric constant is suggested as noticeable dielectrics, and studies thereof have also been in progress.
One of ferroelectric layers, the BST layer is deposited under oxygen atmosphere at temperature of over 400° C., therefore a native oxide layer having lower dielectric constant may be formed at an interface between a polysilicon, i.e. a storage node and the BST layer. To prevent formation of the native oxide layer, instead using the polysilicon, materials having excellent antioxidation property such as noble metals for example platinum(Pt), iridium(Ir), ruthenium(Pu) or oxide electrodes for example RuO
2
, IrO
2
can be used as a storage node electrode.
Platinum, iridium and ruthenium used as the storage node electrode are chemically stabilized materials. However, an angle made by an etching plane and a substrate plane is below 75 degrees, therefore the etching plane is inclined with respect to the substrate plane since the steam pressure of by-products made in the etching process. Thus, it is difficult to form the storage node electrode having distance below 0.18 &mgr;m by the material comprising platinum(Pt), iridium(Ir), ruthenium(Ru) or oxide electrodes for example RuO
2
, IrO
2
.
On the other hand, general metals such as tungsten (W), tungsten nitride(WN), tantalum(Ta), tantalum nitride(TaN), titanium(Ti) and titanium nitride(TiN) are easy to etch compared to the noble metals, however their antioxidation property is not very good. Accordingly, there is formed an oxide layer on the general metal layer after a ferroelectric layer is formed, thereby increasing thickness of a dielectric and also increasing leakage current.
SUMMARY OF THE INVENTION
Therefore, the object of the present invention is to provide a method for fabricating a ferroelectric memory device capable of preventing formation of an oxide layer between a BST layer and a storage node electrode with using a general electrode that is easy to etch, as a storage node electrode.
To accomplish the foregoing object, the present invention provides a method for fabricating a ferroelectric memory device comprising the steps of: forming an intermetal insulating layer provided with a contact hole exposing a junction region formed on a semiconductor layer having the junction region; forming a contact plug within the contact hole; forming successively a barrier layer and a metal layer for storage node electrode on the intermetal insulating layer; forming a storage node electrode by patterning the metal layer for storage node electrode and the barrier layer to be contact with the contact plug; forming a ferroelectric layer on a semiconductor substrate in which a lower electrode is formed; and forming a plate electrode on the ferroelectric layer, wherein the step of forming the ferroelectric layer further comprises the steps of: depositing the ferroelectric layer at temperature that the storage node electrode is not oxidized; and crystallizing the ferroelectric layer.
The present invention further comprise a method for fabricating a ferroelectric memory device comprising the steps of: forming an intermetal insulating layer provided with a contact hole exposing a junction region formed on a semiconductor layer having the junction region; forming a contact plug within the contact hole; forming successively a barrier layer and a metal layer for storage node electrode on the intermetal insulating layer; forming a storage node electrode by patterning the metal layer for storage node electrode and the barrier layer to be contact with the contact plug; depositing a ferroelectric layer on the storage node electrode and the intermetal insulating layer at a temperature that the storage node electrode is not oxidized; crystallizing the ferroelectric layer; and forming a plate electrode on the ferroelectric layer, wherein the storage node electrode is selected from tungsten(W), tungsten nitride(WN), tantalum(Ta), tantalum nitride (TaN), titanium(Ti) and titanium nitride (TiN), wherein the ferroelectric layer is deposited at temperature of 100~400° C. according to the MOCVD method.
REFERENCES:
patent: 5489548 (1996-02-01), Nishioka et al.
patent: 5554564 (1996-09-01), Nishioka et al.
patent: 5554866 (1996-09-01), Nishioka et al.
patent: 5609927 (1997-03-01), Summerfelt et al.
patent: 5638319 (1997-06-01), Onishi et al.
patent: 5729054 (1998-03-01), Summerfelt et al.
patent: 5796134 (1998-08-01), Kim
patent: 5902131 (1999-05-01), Argos et al.
patent: 5994153 (1999-11-01), Nagel et al.
patent: 6180482 (2001-01-01), Kang
patent: 09082909 (1997-03-01), None
patent: 09162362 (1997-06-01), None
patent: 09232532 (1997-09-01), None
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Hyundai Electronics Co. Ltd.
Tsai Jey
LandOfFree
Method for fabricating ferroelectric memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating ferroelectric memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating ferroelectric memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2573307