Fishing – trapping – and vermin destroying
Patent
1994-09-30
1996-02-13
Fourson, George
Fishing, trapping, and vermin destroying
437 60, 437919, H01L 2170, H01L 2700
Patent
active
054911044
ABSTRACT:
An improved method for fabricating dynamic random access memory (DRAM) cell having a fin-shaped capacitor with increased capacitance was achieved. The capacitor is fabricated over the bit lines and makes contact to the source/drain area of a field effect transistor (FET). The capacitor with increased capacitance is formed by depositing an N doped polysilicon layer making electrical contact to the source/drain of the FET. A sacrificial oxide layer is deposited and a contact opening formed over the DRAM cell area to the polysilicon layer. A second polysilicon layer is deposited and patterned over the sacrificial oxide layer forming the top fin portion of the capacitor, which makes electrical contact to the first polysilicon layer through the contact opening. The sacrificial oxide layer is then completely removed by wet etching, while the underlying polysilicon layer provides a very important etch stop to protect the substrate structures. The top fin shaped portion of the capacitor is then used very effectively as a mask to anisotropically etch the bottom polysilicon layer, thereby forming a lower fin structure that is aligned to the top fin structure of the capacitor.
REFERENCES:
patent: 4914628 (1990-04-01), Nishimura
patent: 5084405 (1992-01-01), Fazan et al.
patent: 5126916 (1992-06-01), Tseng
patent: 5135883 (1992-08-01), Bae et al.
patent: 5164337 (1992-11-01), Ogawa et al.
patent: 5164917 (1992-11-01), Shichijo
patent: 5168073 (1992-12-01), Gonzalez
patent: 5192702 (1993-03-01), Tseng
patent: 5223448 (1993-06-01), Su
patent: 5244824 (1993-09-01), Sivan
patent: 5281549 (1994-01-01), Fazan et al.
patent: 5326714 (1994-07-01), Liu et al.
Cherng Meng-Jaw
Lee William W. Y.
Liaw Ing-Ruey
Fourson George
Industrial Technology Research Institute
Saile George O.
Tsai H. Jey
LandOfFree
Method for fabricating DRAM cells having fin-type stacked storag does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating DRAM cells having fin-type stacked storag, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating DRAM cells having fin-type stacked storag will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-240293