Fishing – trapping – and vermin destroying
Patent
1991-07-19
1994-03-15
Chaudhori, Olik
Fishing, trapping, and vermin destroying
437 83, 437 84, 437 89, 437924, 156603, 156604, H01L 21265
Patent
active
052945561
ABSTRACT:
A method of forming a semiconductor-on-insulator device comprises the steps of forming a first alignment mark on a semiconductor substrate at a first reference position, forming a diffusion region in the semiconductor substrate at a position defined with respect to the first alignment mark according to a predetermined relationship, providing an insulator layer on the semiconductor substrate to expose a part of an upper major surface of the semiconductor substrate, providing a semiconductor layer on the insulator layer in contact with the exposed upper major surface of the semiconductor substrate, recrystallizing the semiconductor layer by heating up to a temperature above a melting point of the semiconductor layer and cooling down subsequently below the melting point, starting from a part of the semiconductor layer in contact with the exposed upper major surface of the semiconductor substrate and moving laterally along the semiconductor layer, to form a single crystal semiconductor layer having an upper major surface formed with a depression at a second, different reference position, patterning the single crystal semiconductor layer using the depression on the upper major surface of the semiconductor layer as a second alignment mark to form a semiconductor device in alignment with the device region in the semiconductor substrate, wherein the first alignment mark at the first reference position is formed with an offset from the second reference position for the second alignment mark, the offset being chosen to cancel out an expansion of the single crystal semiconductor layer upon the step of recrystallization.
REFERENCES:
patent: 4418467 (1983-12-01), Iwai
patent: 4534804 (1985-08-01), Cade
patent: 4573257 (1986-03-01), Hulseweh
patent: 5106432 (1992-04-01), Matsumoto et al.
patent: 5128280 (1992-07-01), Matsumoto et al.
patent: 5157003 (1992-10-01), Tsuji et al.
Fujita et al., J. Appl. Phys. 56(10)2986(1984) on "Effects of heating-temp. gradient and scanning direction on crystallographic properties of zone-melting recrystallized silicon on square shaped fused quartz".
Chaudhori Olik
Fujitsu Limited
Paladugu Ramamohan Rao
LandOfFree
Method for fabricating an SOI device in alignment with a device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating an SOI device in alignment with a device , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating an SOI device in alignment with a device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1535582