Fishing – trapping – and vermin destroying
Patent
1996-06-19
1997-07-01
Nguyen, Tuan H.
Fishing, trapping, and vermin destroying
437 47, 437919, 437 51, 148DIG14, H01L 2170
Patent
active
056438206
ABSTRACT:
A process is disclosed (hereafter referred to as the "BiCDMOS Process") which simultaneously forms bipolar transistors, relatively high voltage CMOS transistors, relatively low voltage CMOS transistors, DMOS transistors, zener diodes, and thin-film resistors, or any desired combination of these, all on the same integrated circuit chip. The process uses a small number of masking steps, forms high performance transistor structures, and results in a high yield of functioning die. Isolation structures, bipolar transistor structures, CMOS transistor structures, DMOS transistor structures, zener diode structures, and thin-film resistor structures are also disclosed.
REFERENCES:
patent: 3865649 (1975-02-01), Beasom
patent: 4001869 (1977-01-01), Brown
patent: 4119440 (1978-10-01), Hile
patent: 4377029 (1983-03-01), Ozawa
patent: 4403395 (1983-09-01), Curran
patent: 4481706 (1984-11-01), Roche
patent: 4590664 (1986-05-01), Prentice et al.
patent: 4601760 (1986-07-01), Hemmah et al.
patent: 4628341 (1986-12-01), Thomas
patent: 4732872 (1988-03-01), Komatsu
patent: 4737472 (1988-04-01), Schaber et al.
patent: 4795716 (1989-01-01), Yilmaz et al.
patent: 4805071 (1989-02-01), Hutter et al.
patent: 4826779 (1989-05-01), Wright et al.
patent: 4826780 (1989-05-01), Takemoto et al.
patent: 4855244 (1989-08-01), Hutter et al.
patent: 4887142 (1989-12-01), Bertotti et al.
patent: 5006480 (1991-04-01), Chang et al.
patent: 5091760 (1992-02-01), Maeda et al.
patent: 5156989 (1992-10-01), Williams et al.
patent: 5171699 (1992-12-01), Hutter et al.
patent: 5179432 (1993-01-01), Husher
patent: 5182223 (1993-01-01), Ovens et al.
patent: 5243214 (1993-09-01), Sin et al.
patent: 5260228 (1993-11-01), Taguchi
patent: 5262345 (1993-11-01), Nasser
patent: 5293336 (1994-03-01), Ishii et al.
T. Kikkawa et al., "A New Complementary Transistor Structure For Analog Integrated Circuits", IEEE 1980, CH1616-2/80-0000-065, pp. 65-68.
O. Schade, Jr., et al., "CMOS IIE: A Deep Drain-Extension Implant Technology for Analog/Digital ICs", RCA Review, vol. 47, Sep. 1986, pp. 398-428.
M. Nanba et al., "An Analytical and Experimental Investigation of the Cutoff Frequency f.sub.T of High-Speed Bipolar Transistors", IEEE Transactions on Electron Devices, vol. 35, No. 7, Jul. 1988, pp. 1021-1028.
K. Nakazato et al., "A 3GHz Lateral PNP Transistor", IEDM Conference Proceedings, 1986, pp. 416-419.
T. Ikeda et al., "Advances BiCMOS Technology for High Speed VLSI", IEDM Conference Proceedings, 1986, pp. 408-411.
T. Matsushita et al., "Intelligent Power Device Having Large Immunity From Transients In Automotive Applications", Proceedings of 1990 International Symposium on Power Semiconductor Devices & ICs, pp. 79-80.
J. Sanchez et al., "Drain-Engineered Hot-Electron-Resistant Device Structures: A Review", IEEE Transactions on Electron Devices, vol. 36, No. 6, Jun. 1989, pp. 1125-1132.
H. Iwai et al., "O.8 .mu.m Bi-CMOS Technology With High f.sub.T Ion-Implanted Emitter Bipolar Transistor", IEDM Conference Proceedings, 1987, pp. 28-31.
I. Evans et al., "Optimization of Polysilicon Emitters for BiCMOS Transistor Design", IEEE Transactions on Electron Devices, vol. 37, No. 11, Nov. 1990, pp. 2343-2348.
Chen Jun Wei
Cornell Michael E.
Williams Richard K.
Yilmaz Hamza
Nguyen Tuan H.
Ogonowsky Brian D.
Siliconix incorporated
LandOfFree
Method for fabricating an MOS capacitor using zener diode region does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating an MOS capacitor using zener diode region, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating an MOS capacitor using zener diode region will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-596475