Fishing – trapping – and vermin destroying
Patent
1994-01-04
1995-07-18
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 31, 437 89, 437909, H01L 21265
Patent
active
054340926
ABSTRACT:
A self-aligned process for fabricating high performance bipolar transistors for integrated circuits includes the formation of a collector contact and intrinsic collector region within an opening at the face of a semiconductor substrate. In particular, layers of oxide and polysilicon are formed on the surface of a substrate. An opening is then formed in both layers followed by the implantation of a buried collector region into the substrate at the exposed substrate face through the opening. Polysilicon contacts to the buried layer are then formed on the sidewalls of the opening. These contacts join with the polysilicon layer to form a collector contact. An oxide is then grown on the collector contact. A monocrystalline intrinsic collector is then formed from the exposed substrate face adjacent said collector contact. In this manner, the buried collector, collector contact and intrinsic collector are all formed in a self-aligned manner. Emitter and base regions may then be formed in the intrinsic collector, using techniques to form a completely self-aligned device.
REFERENCES:
patent: 4101350 (1978-07-01), Possley et al.
patent: 4504332 (1985-03-01), Shinada
patent: 4531282 (1985-07-01), Sakai et al.
patent: 4641416 (1987-02-01), Iranmanesh et al.
patent: 4829016 (1989-05-01), Neudeck
patent: 4830972 (1989-05-01), Hamasaki
patent: 4849371 (1989-07-01), Hansen et al.
patent: 4851362 (1989-07-01), Suzuki
patent: 4900689 (1990-02-01), Bajor et al.
patent: 4927774 (1990-05-01), Welbourn et al.
patent: 4974045 (1990-11-01), Okita
patent: 4988632 (1991-01-01), Pfiester
patent: 4997775 (1991-03-01), Cook et al.
patent: 5017990 (1991-05-01), Chen et al.
patent: 5026654 (1991-06-01), Tanba et al.
patent: 5177582 (1993-01-01), Meister et al.
D. D. Tang, et al. "A Symmetrical Bipolar Structure", 1980 IEDM, Digest of Technical Papers, pp. 58-60.
T. Chen, et al., "A Submicrometer High-Performance Bipolar Technology", IEEE Electron Device Letters, vol. 10, No. 8, pp. 364-366, Aug. 1989.
T. Sakai, et al., "High Speed Bipolar ICs Using Super Self-Aligned Process Technology", Japanese Journal of Applied Physics, vol. 20, Supp. 20-1, pp. 155-159, 1981.
S. Konaka, et al., "A 30-ps Si Bipolar IC Using Super Self-Aligned Process Technology", IEEE Transactions on Electron Devices, vol. ED-33, No. 4, pp. 526-531, Apr. 1986.
Y. Yamamoto, et al., "SDX: A Novel Self-Aligned Technique and Its Application to High-Speed Bipolar LSI's"; IEEE Transactions on Electron Devices, vol. ED-35, No. 10, pp. 1601-1608, Oct. 1988.
K. Washio, et al, "Fabrication Process and Device Characteristics of Sidewall Base Contact Structure Transistor Using Two-Step Oxidation of Sidewall Surface"; IEEE Trans on Elect Dev, vol. ED-35, No. 10, pp. 1596-1599, Oct. 1988.
S. Konaka, "A 20-ps Si Bipolar IC Using Advanced Super Self-Aligned Process Technology with Collector Ion Implantation"; IEEE Transactions on Electron Devices, vol. ED-36, No. 7, pp. 1370-1375, Jul. 1989.
J. Glenn, et al., "High-Speed Fully Self-Aligned Single-Crystal Contacted Silicon Bipolar Transistor", Electronics Letters, vol. 26, No. 20, pp. 1677-1678, Sep. 1990.
C. Subramanian, et al., "A Full-Wafer SOI Process for 3-Dimensional Integration", 9th Biennial University/Government Industry Microelectronics Symposium, Melbourne Fla., pp. 195-198, Jun., 1991.
Bashir Rashid
Neudeck Gerold W.
Hearn Brian E.
Nguyen Tuan
Purdue Research Foundation
LandOfFree
Method for fabricating a triple self-aligned bipolar junction tr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a triple self-aligned bipolar junction tr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a triple self-aligned bipolar junction tr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2418897