Semiconductor device manufacturing: process – With measuring or testing – Packaging or treatment of packaged semiconductor
Patent
1997-12-18
2000-08-22
Nguyen, Tuan H.
Semiconductor device manufacturing: process
With measuring or testing
Packaging or treatment of packaged semiconductor
438618, 438666, G01R 3126, H01L 2166, H01L 214763, H01L 2144
Patent
active
061071099
ABSTRACT:
An interconnect for semiconductor components such as dice, wafers and chip scale packages is provided. The interconnect includes a substrate, and patterns of contacts formed on a face side of the substrate adapted to electrically engage external contacts (e.g., bond pads, solder bumps) on the components. The interconnect also includes insulated conductive members through the substrate, which provide direct electrical paths from the interconnect contacts to a backside of the substrate. The conductive members can be formed by laser machining openings in the substrate, and then filling the openings with a conductive material (e.g., metal, conductive polymer). The conductive members can also include pads with contact balls, configured for electrical interface with a test apparatus, such as test carrier or wafer handler. The interconnect can be used to construct test systems for testing semiconductor components, or to construct chip scale packages and multi chip modules.
REFERENCES:
patent: 5046239 (1991-09-01), Miller et al.
patent: 5063177 (1991-11-01), Geller et al.
patent: 5172050 (1992-12-01), Swapp
patent: 5229647 (1993-07-01), Gnadinger
patent: 5236551 (1993-08-01), Pan
patent: 5249450 (1993-10-01), Wood et al.
patent: 5420520 (1995-05-01), Anschel et al.
patent: 5426072 (1995-06-01), Finnila
patent: 5483741 (1996-01-01), Akram et al.
patent: 5487999 (1996-01-01), Farnworth
patent: 5528080 (1996-06-01), Goldstein
patent: 5541525 (1996-07-01), Wood et al.
patent: 5578526 (1996-11-01), Akram et al.
patent: 5592736 (1997-01-01), Akram et al.
patent: 5607818 (1997-03-01), Akram et al.
patent: 5633122 (1997-05-01), Tuttle
patent: 5634267 (1997-06-01), Farnworth et al.
patent: 5674785 (1997-10-01), Akram et al.
patent: 5686317 (1997-11-01), Akram et al.
patent: 5716218 (1998-02-01), Farnworth et al.
patent: 5781022 (1998-07-01), Wood et al.
patent: 5783461 (1998-09-01), Hembree
patent: 5801452 (1998-09-01), Farnworth et al.
patent: 5815000 (1998-09-01), Farnworth et al.
patent: 5834945 (1998-11-01), Akram
patent: 5869974 (1999-02-01), Akram et al.
patent: 5878485 (1999-03-01), Wood et al.
patent: 5896036 (1999-04-01), Wood et al.
patent: 5915977 (1999-06-01), Hembree et al.
patent: 5929647 (1999-07-01), Akram et al.
patent: 5931685 (1999-08-01), Hembree et al.
patent: 5962921 (1999-10-01), Farnworth et al.
patent: 6013948 (2000-01-01), Akram et al.
Akram Salman
Farnworth Warren M.
Wood Alan G.
Berezny Nema
Gratton Stephen A.
Micro)n Technology, Inc.
Nguyen Tuan H.
LandOfFree
Method for fabricating a semiconductor interconnect with laser m does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a semiconductor interconnect with laser m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a semiconductor interconnect with laser m will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-579816