Method for fabricating a semiconductor integrated circuit device

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 40, 437 52, 437228, 437978, 437984, 437982, 156644, 156653, H01L 21283, H01L 2131

Patent

active

052759725

ABSTRACT:
A fabrication method for a semiconductor integrated circuits which permits the self-aligned formation of contact windows without causing shorts or breaks in the interconnecting lines in the device is provided. After forming gate electrodes and source/drain regions of transistors on a semiconductor substrate, an etch-stop layer and a BPSG film are successively deposited over the gate electrodes and the source/drain regions. After a resist having a contact window pattern is formed on the BPSG film, an isotropic dry etching using a microwave plasma is performed to etch the BPSG film. According to the isotropic dry etching, the laterally etching rate in the BPSG film can be controlled by adjusting the RF power, and a silicon dioxide film can be used as the etch stop layer. After the BPSG flow process, the etch stop layer on the contact region is etched away to form contact windows.

REFERENCES:
patent: 4824767 (1989-04-01), Chambers et al.
patent: 4876983 (1989-10-01), Fukuda et al.
patent: 4996167 (1991-02-01), Chen
patent: 5037777 (1991-08-01), Mele et al.
patent: 5043298 (1991-08-01), Yamada et al.
patent: 5063176 (1991-11-01), Lee et al.
patent: 5077238 (1991-12-01), Fujii et al.
Wolf, S., et al., Silicon Processing, vol. 1, 1986, Lattice Press, pp. 529-534, 539-556.
1987 Symposium of VLSI Technology, Digest of Tech. Papers, pp. 93-94 "A High Density 4M bit . . . ", Kusters et al.
Extended Abstracts of the 22nd (1990 International) Conference of Solid State Devices and Materials, Sendai, 1990, pp. 401-404, "Limitations of Trench Cell Process Technologies for Submicron DRAMs", Anens et al.
Extended Abstracts of the 22nd (1990 International) Conference of Solid State Devices and Materials, Sendai, 1990, pp. 829-832, "Advanced Process Features for High Density DRAMs", Beinvogl et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for fabricating a semiconductor integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating a semiconductor integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a semiconductor integrated circuit device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-306761

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.