Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent
1997-02-04
1999-06-22
Dang, Trung
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
438425, 438430, 438431, 438447, H01L 2176
Patent
active
059151919
ABSTRACT:
A method for the fabrication of a semiconductor device is characterized by a series of steps comprising successively forming a trench in a field region of monosilicon substrate and forming an oxidation-preventive layer and a silicon layer in the trench, and oxidizing the silicon layer into a field oxide film to produce a channel stop region beneath the trench in the substrate. The method alternatively comprises forming a trench having a small pattern in a field region of a monosilicon substrate, sequentially forming an oxidation-preventive layer and a silicon layer on the surface of the trench, and oxidizing the silicon layer and the substrate of a field region having a large pattern size, at the same time, to produce a field oxide film and channel stop diffusion regions below both the trench and the field oxide film having a large pattern. Such channel stop diffusion regions contribute to minimizing the redistribution of channel stop ions in the monosilicon substrate below both the trench and the field oxide film having a large pattern. In addition, the channel stop diffusion region restrains stress caused by oxidation of the monosilicon substrate and improves the insulation properties of the field region.
REFERENCES:
patent: 4505025 (1985-03-01), Kurosawa et al.
patent: 4651406 (1987-03-01), Shimizu et al.
patent: 4892614 (1990-01-01), Chapman et al.
patent: 4980311 (1990-12-01), Namose
patent: 5130268 (1992-07-01), Liou et al.
patent: 5472904 (1995-12-01), Figura et al.
Wolf, "Silicon Processing For the VLSE Era" vol. 2; Process Integration; Lattice Press; pp. 20-27; 1990.
Dang Trung
LG Semicon Co. Ltd.
LandOfFree
Method for fabricating a semiconductor device with improved devi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a semiconductor device with improved devi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a semiconductor device with improved devi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1715351