Fishing – trapping – and vermin destroying
Patent
1993-05-17
1994-03-22
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437126, 437133, 437110, 437909, 437911, 148DIG72, H01L 21265
Patent
active
052963900
ABSTRACT:
A semiconductor device comprises a substrate having a stepped upper major surface, an emitter layer of a semiconductor material provided on the stepped upper major surface of the substrate and having a corresponding stepped upper major surface, a base layer provided on stepped upper major surface of the emitter layer and comprising a plurality of channels of carriers and a plurality of control regions for controlling the passage of carriers through the control regions, and a collector layer of a semiconductor material provided on the base layer for collecting the carriers that have passed through the channels. Each channel extends from the emitter layer to the collector layer, and at least one channel and one control region are provided adjacent with each other in correspondence to each step of the upper major surface of the emitter layer.
REFERENCES:
patent: 4378629 (1983-04-01), Bozler et al.
patent: 4712122 (1987-12-01), Nishizawa et al.
patent: 4758534 (1988-07-01), Derkits, Jr. et al.
patent: 4785340 (1988-11-01), Nakagawa et al.
patent: 4872046 (1989-10-01), Morkoc et al.
patent: 4903090 (1990-02-01), Yokoyama
patent: 4937204 (1990-06-01), Ishibashi et al.
patent: 4987094 (1991-01-01), Colas et al.
patent: 5026655 (1991-06-01), Ohata
patent: 5032538 (1991-07-01), Bozler et al.
patent: 5100831 (1992-03-01), Kuwata
patent: 5168070 (1992-12-01), Luth
patent: 5238869 (1993-08-01), Shichijo et al.
IBM Technical Disclosure Bulletin, vol. 31, No. 5, Oct. 1988, "Multiple Grid Permeable Transistor," pp. 40-43.
Fujitsu Limited
Hearn Brian E.
Nguyen Tuan
LandOfFree
Method for fabricating a semiconductor device having a vertical does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a semiconductor device having a vertical , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a semiconductor device having a vertical will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-436385