Method for fabricating a plurality of semiconductor bodies,...

Semiconductor device manufacturing: process – Making device or circuit emissive of nonelectrical signal – Groove formation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S046000, C438S492000, C438S483000, C438S767000, C257S103000, C257SE33001

Reexamination Certificate

active

10780317

ABSTRACT:
A method for fabricating a plurality of semiconductor bodies, in particular based on nitride compound semiconductor material. The method includes forming a mask layer (3) over a substrate (1) or over an initial layer (2), which mask layer has a plurality of windows (4) leading to the substrate (1) or to the initial layer (2), etching back the substrate (1) or the initial layer (2) in the windows (4), in such a manner that pits (41) are formed in the substrate (1) or in the initial layer (2) starting from these windows. The semiconductor material (5) is grown onto the substrate (1) or onto the initial layer (2), in such a manner that lateral growth is promoted and the semiconductor material initially grows primarily from the flanks (43) of the pits (41) toward the center (42) of the pits (41) where they form a coalescence region (61), so that defects in the substrate (1) or in the initial layer (2) which impinge on the flanks (43) of the pits (41) bend off toward the center of the pits (41) in the semiconductor material, and then, starting from the windows (4), the semiconductor material grows over the mask layer (3) and grows together over the mask layer (3) between adjacent windows (4), where it forms a further coalescence region (62). A component layer sequence (8) is grown onto the semiconductor material (5).

REFERENCES:
patent: 5684309 (1997-11-01), McIntosh et al.
patent: 5831277 (1998-11-01), Razeghi
patent: 6172382 (2001-01-01), Nagahama et al.
patent: 6830948 (2004-12-01), Koike et al.
patent: 1 017 133 (2000-07-01), None
patent: 1 263 031 (2002-04-01), None
patent: WO 98/31055 (1998-07-01), None
patent: WO 01/39282 (2001-05-01), None
Y.H. Song et al.: “Lateral Epitaxial Overgrowth of GaN and Its Crystallographic Tilt Depending on the Growth Condition”, Phys. Stat. Sol. (a) 180, (2000), pp. 247-250.
S. Tanaka et al.: “Anti-Surfactant in III Nitride Epitaxy-Quantum Dot Formation and Dislocation Termination”, Jpn. J. Appl. Phys. vol. 39, pp. L831-L834 Part 2, No. 8Bd., Aug. 15, 2000.
Visconti et al.: “Dislocation density in GaN determined by photoelectrochemical and hot-wet Etching”, Applied Physics Letters 77, No. 22, pp. 3532-3534, Nov. 27, 2000.
E. Feltin et al.: “Epitaxial Lateral Overgrowth of GaN on Silicon (111)”, Phys. Stat. Sol. (a) 188, No. 2, pp. 733-737 (2001).
T. Gehrke et al.: “Pendeo-Epitaxy of Gallium Nitride and Aluminum Nitride Films and Heterostructures on Silicon Carbide Substrate”, MRS Internet J. Semicond. Res. 4SI, G3.2 (1999).
P.R. Hagemann, et al.: “Improvement of the Optical and Structural Properties of MOCVD Grown GaN on Sapphire by an in-situ SiN Treatment”, Phys. Stat. Sol. (a) 188, No. 2, (2001), pp. 659-662.
X. Li et al..: “GaN Epitaxial Lateral Overgrowth and Optical Characterization”, Applied Physics Letters (1998), vol. 73, No. 9, pp. 1179-1181, Aug. 31, 1998.
B. Beaumont et al.: “Epitaxial Lateral Overgrowth of GaN”, Phys. Stat. Sol. (b) 227 (2001), No. 1, pp. 1-43.
T.S. Zheleva et al.: “Pendeo-Epitaxy—A New Approach for Lateral Growth of Gallium Nitride Structures”, MRS Internet J. Nitride Semicond. Res. 4S1, G3.38 (1999).
T. Wang et al.:; “A new method for a great reduction of dislocation density in a GaN layer grown on a sapphire substrate”, Journal of Crystal Growth 213 (2000), pp. 188-192.
H. Watanabe et al.: “Crystallographic Structure of FIELO-GaN Films Studied by Scanning Reflection Electron Microscopy”, Workshop on Nitride Semiconductors, IPAP Conf., Serial 1, pp. 272-275.
K. J. Linthicum et al.: “Process Routes for Low Defect-Density GaN on Various Substrates Employing PENDEO-Epitaxial Growth Techniques”, MRS Internet J. Nitride Semicond. Res. 4S1, G4.9 (1999).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for fabricating a plurality of semiconductor bodies,... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating a plurality of semiconductor bodies,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a plurality of semiconductor bodies,... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3859897

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.