Method for fabricating a bit line over a capacitor array of memo

Details Method for fabricating a bit line over a capacitor array of memo Method for fabricating a bit line over a capacitor array of memo

1996-06-03

1997-07-15

Niebling, John

Fishing, trapping, and vermin destroying

437 60, 437919, H01L 2170

Patent

active

056482914

ABSTRACT:
The present invention provides a method of manufacturing a bit line for a three polysilicon layer DRAM. The method begins by providing a drain region between two spaced transfer gates on a substrate, a first silicon oxide insulation layer over the drain, a capacitor having a polysilicon top plate, the polysilicon top plate extending over the drain, and an inter metal dielectric layer over the resultant structure. First, a bit line contact opening is formed in the inter metal dielectric layer stopping at the top plate over the drain. Next, anisotropic polysilicon etch is used to remove the top plate over the drain. Third, dielectric spacers are formed on the sidewalls of the bit line opening. Fourth, the bitline opening lined by the spacers is filled with a metal to contact the bit line. The spacers insulate the plate electrode from the bit line. Also, the spacers allow a smaller bit line to be used thereby making the memory cell smaller.

REFERENCES:
patent: 5389566 (1995-02-01), Lage
patent: 5401681 (1995-03-01), Dennison
patent: 5422295 (1995-06-01), Choi
patent: 5521112 (1996-05-01), Tseng
patent: 5554557 (1996-09-01), Koh
patent: 5565372 (1996-10-01), Kim
patent: 5578516 (1996-11-01), Chou
patent: 5583070 (1996-12-01), Liao et al.
patent: 5585284 (1996-12-01), Park

Affiliated with

Also associated with

Rating

Method for fabricating a bit line over a capacitor array of memo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating a bit line over a capacitor array of memo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a bit line over a capacitor array of memo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1492089