Semiconductor device manufacturing: process – Chemical etching – Altering etchability of substrate region by compositional or...
Reexamination Certificate
2001-06-15
2004-05-04
Goudreau, George A. (Department: 1763)
Semiconductor device manufacturing: process
Chemical etching
Altering etchability of substrate region by compositional or...
C438S694000, C438S723000, C438S740000
Reexamination Certificate
active
06730607
ABSTRACT:
FIELD OF INVENTION
The invention relates to a method for fabricating a barrier layer which is suitable in particular for the fabrication of multilayer capacitive structures which have oxygen-rich metal oxide layers having high dielectric constants.
BACKGROUND
In MOSFET transistors, improved capacitive control of the conductive channel located uncler the oxide layer can be achieved by reducing he layer thickness of the gate dielectric or by using dielectric materials having high dielectric constants.
In volatile memory cells, in particular dynamic DRAM memory cells, the storage capacitance of the capacitive memory structures is decreased with increasing miniaturization, with the result that, for compensation, it is necessary to increase the capacitance per unit area or the capacitance per area. This is likewise achieved by reducing the thickness of the dielectric layer or by using dielectric materials having high dielectric constants.
Certain metal oxide layers are distinguished by particularly high dielectric constants. Known metal oxides having high dielectric constants are titanium dioxide, tantalum pentoxide or aluminum oxide, Such metal oxides are fabricated by application of a metal layer and subsequent thermal oxidation thereof. In this case, the metal, such as, for example, titanium, tantalum or aluminum, is deposited by means of various deposition methods such as sputtering, CVD methods or MBE methods, and is subsequently thermally oxidized. Such metal oxide layers cannot, however, be applied directly on the substrate since, during the thermal oxidation of the metal layer, metal ions penetrate into the silicon substrate and form conductive metal silicide compounds which can cause short circuits. Therefore, there must be a barrier layer present between the applied metal layer and the silicon substrate before the metal layer s oxidized to form the metal oxide layer.
Hitherto, a layer made of silicon dioxide below the metal layer has been used as barrier layer. However, such a silicon dioxide barrier layer has the disadvantage that, during oxidation of the metal layer lying above it, the silicon dioxide barrier layer grows into the silicon substrate and is thus widened. The widening of the silicon dioxide layer results in a considerable reduction in the capacitance of the multilayer capacitive structure comprising the metal oxide layer and the underlying silicon dioxide layer.
The object of the present invention, therefore, is to provide a method for fabricating an oxygen-impervious barrier layer which makes it possible to form a capacitive structure with a meal oxide without contaminating the substrate.
SUMMARY
The invention provides a method for fabricating a barrier layer having the following steps, namely oxidation of a substrate composed of silicon in order to produce a substrate oxide on the surface of the substrate; production of an oxygen-impervious layer at the interface between the substrate oxide layer and the substrate, the oxygen-impervious layer, as barrier, preventing the formation of metal silicide compounds between applied metal and the substrate silicon; etching of the substrate oxide layer until the underlying oxygen-impervious layer is uncovered.
The method according to the invention affords the advantage that, during the growth of a metal oxide layer on the barrier layer, no oxygen can penetrate through the barrier layer and, consequently, no undesirable silicon dioxide layer which reduces the capacitance can be produces between the barrier layer and the substrate.
In a first embodiment of the fabrication method according to the invention, the oxygen-impervious layer is produced by implanting nitrogen ions into the substrate, the substrate being oxidized in such a way that a substrate oxide layer and an underlying substrate-nitrogen compound as oxygen-impervious layer are formed.
In an alternative embodiment of the method according to the invention, the oxygen-impervious layer is produced by the substrate oxide produced on the surface of the substrate being exposed to a nitrogen-rich gas in such a way that a substrate-nitrogen compound as oxygen-impervious layer forms at the interface between the substrate oxide and the substrate.
In this case, the substrate oxide is preferably exposed to a pure nitrogen gas, an NO gas, an N
2
O gas or an NH
3
gas.
The substrate-nitrogen compound preferably comprises pure silicon nitride.
In a further embodiment, the substrate-nitrogen compound comprises silicon oxynitride.
In a first embodiment, the substrate oxide layer is etched by wet-chemical etching of the substrate oxide layer.
In a further embodiment of the method according to the invention, the substrate oxide layer is etched in a dry etching process.
Preferred embodiments of the method according to the invention are described below with reference to the accompanying drawings in order to elucidate features which are essential to the invention.
REFERENCES:
patent: 5401680 (1995-03-01), Abt et al.
patent: 5679982 (1997-10-01), Gardner
patent: 5885870 (1999-03-01), Maiti et al.
patent: 6072689 (2000-06-01), Kirlin
patent: 6323046 (2001-11-01), Agarwal
patent: 38.32.450 (1989-04-01), None
patent: 51-145267 (1976-12-01), None
patent: 63300518 (1988-12-01), None
patent: 05-283679 (1993-10-01), None
patent: 65-283679 (1993-10-01), None
patent: 11345942 (1999-12-01), None
“Furnace Nitridation of Thermal Silica in Pure Nitrogen Oxide Ambient for ULSI MOS Applications”; IEEE Electron Device Letters (1992'); 13(2); pp. 117-119; Ahn et al.*
“Furnace Nitridation of Thermal Silica in Pure Nitrous Oxide Ambient for ULSI MOS Application”; Ahn et. al., (1992'); IEEE Electron Device Letters, 13(2); pp 117-119.*
Appl. Phys. Lett., 76(18):2538-2540, 2000.
J. Appl. Phys., 87(11):8201-8203, 2000.
Mater. Res. Soc., (INSPEC Abstract).
Weidner, G.,: Nitrogen incorporation during N20 and NO-oxiddation of silicon at temperatures down to 600 C. In: Microelectronics Journal, 1996, vol. 27, No. 7, pp. 647-656 (Inspect Abstract, Accession No. 1996: 5389302).
Krasemann Anke
Pompl Thomas
Schrems Martin
Wurzer Helmut
Fish & Richardson P.C.
Goudreau George A.
Infineon - Technologies AG
LandOfFree
Method for fabricating a barrier layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a barrier layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a barrier layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3251702