Method for exposing a layout comprising multiple layers on a...

Radiation imagery chemistry: process – composition – or product th – Registration or layout process other than color proofing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C430S030000, C430S296000, C430S312000, C430S328000, C430S942000

Reexamination Certificate

active

06635395

ABSTRACT:

FIELD OF THE INVENTION
The invention refers to a method for exposing a layout comprising multiple layers on a wafer, in which at least one layer is exposed photolithographically and subsequently at least one further layer is exposed with an electron beam, and the wafer is to be aligned in defined fashion with respect to the electron beam exposure system in terms of the previously photolithographically exposed layer.
BACKGROUND OF THE INVENTION
Lithographic methods in the manufacture of wafers often require successive exposure of multiple layers located one above another or areas located next to one another. It is important in this context that the successively exposed layers be positioned exactly with respect to one another, and that the areas located next to one another adjoin one another in precisely fitting fashion. Alignment marks are usually provided on the wafers for this purpose.
Both photolithographic methods and electron beam lithographic methods are used to expose wafers. Electron beam lithographic methods are characterized by higher resolution than the photolithographic methods. The production rates of steppers that operate on the photolithographic principle cannot, however, be achieved with conventional electron beam writing machines.
If high resolution and high productivity are required simultaneously, so-called “mix and match” exposure systems offer a way out in many cases. This means that steppers perform most of the lithography and expose almost all the layers of a layout. Electron beam lithography is employed only for layers with a high resolution. Either critical layers (gate layers) with a low packing density are exposed in their entirety, or those parts of a layout that require high resolution are filtered out (intra-level mix and match), and only they are delineated by electron beam lithography. In both cases, measurement of the alignment marks is of particular importance.
These alignment marks are, however, usually relatively small, so that they cannot readily be located. In practice, in fact, several steps are necessary to do so. In one known method, after a coarse alignment of the wafer, for example by orientation at its geometrical edges, an intermediate step using first marks (hereinafter also called “global alignment marks”) is performed before the actual fine alignment is accomplished based on the alignment marks. One of the first important steps in the course of an exposure method is therefore global alignment, i.e. orienting the wafer using the first marks. Their size depends on the accuracy achievable during coarse alignment. First marks with an extension of typically 0.5 mm to 1 mm are usually used as search structures for global alignment, to allow the much finer alignment marks to be found later on.
In practice, for this purpose the position of at least one first mark is determined in the intermediate step. The position of the alignment marks can then be better determined with the aid of a coordinate transformation, so that they can be found in a small search field and, for the actual alignment of an image field of a chip on the wafer, aligned with respect to the particular lithography device.
Marks in the form of crosses with an extension of 1 to 2 mm are often used in electron beam lithography as global alignment marks. The evaluation algorithms usually require that the crosses be located in an undisturbed environment, i.e. that no other marks or similar structures be located in the immediate vicinity of the crosses, since otherwise the evaluation algorithm is disrupted.
To find these marks, in the known methods scans are first performed in a first direction with the electron beam. For this purpose, the electrons back-scattered from the wafer are sensed. An evaluation algorithm determines whether the mark was encountered in the course of the respective scanning operation. If so, its position is determined. An analogous procedure is then used in a second direction, thereby ultimately yielding the position of the mark.
The complete global alignment process measures the positions of multiple first marks and calculates the necessary transformations for a relative motion between the wafer and the lithography system, for example of coordinates of a stage on which the wafer is placed in terms of translation, rotation, and scaling, in order to find the alignment marks.
SUMMARY OF THE INVENTION
Proceeding therefrom, it is the object of the invention to improve a method of the kind cited initially in such a way that alignment of the wafers is simplified, and a higher throughput of wafer exposures per unit time is thereby attainable.
This object is achieved in that before electron beam exposure begins, an alignment of the wafer (global alignment) with respect to the electron beam exposure system is performed on the basis of structural features from the layer that was previously exposed photolithographically.
As a result, the marks that in the existing art needed to be provided on the wafer specifically for the electron beam exposure are no longer necessary. In other words, the method according to the present invention is advantageously no longer tied to special mark geometries; instead, global alignment can be based on a wide variety of structural features that can be selected almost at random from a layer that has already been exposed. The wafer can thus be aligned on any desired structure on the wafer in the electron beam exposure system, and the wafer does not require any separate structures that serve only for alignment in the electron beam exposure system.
In addition, advantageously, it is possible to use for alignment not only selected structural features from another layer, but also marks that originally were applied onto the wafer by no means specifically for electron beam exposure. Whereas different mark geometries hitherto had to be used for photolithographic methods and electron beam lithography methods, in this particular application of the method according to the present invention it is now possible to use common global alignment marks for alignment for both exposure methods.
In addition, it is possible to use the devices usually present in any case in the context of electron beam lithography or so-called mix and match lithography. This applies in particular to the deflection device for the electron beam, the devices for detecting backscattered electrons and for analog-digital conversion of the signal curves sensed in that context, and the devices for storing and processing data.
In a preferred embodiment of the invention, provision is made for first positioning the wafer coarsely with respect to the electron beam exposure system in such a way that a surface area of the previously photolithographically exposed layer that contains the selected structural features is located in the deflection region of the electron beam; then scanning the surface area in the X and Y direction in spot fashion with the electron beam, detecting the radiation backscattered from the individual spots, and obtaining from the intensities of the radiation backscattered from the individual spots an actual data set that corresponds to a raster image of that surface area with the wafer in the actual position; comparing the actual data set to a stored reference data set that corresponds to the raster image (template) of the same surface area with the wafer in the reference position; deriving from the deviation between the two data sets information as to the deviation between the actual position and the reference position; on the basis of that information causing a positional change of the wafer in order to bring the actual position closer to the reference position; then once again obtaining an actual data set and comparing it to the reference data set; and repeating the obtaining of an actual data set and the comparison with the reference data set, as applicable, until no further deviation is ascertained.
It is thereby possible to perform compensation for a positional deviation based on determination of the position of the selected structural features, so that the meth

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for exposing a layout comprising multiple layers on a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for exposing a layout comprising multiple layers on a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for exposing a layout comprising multiple layers on a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3148145

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.