Patent
1997-11-26
2000-05-30
Hafiz, Tariq R.
395709, G06F 945
Patent
active
060700092
ABSTRACT:
A method is provided for estimating execution rates of program executions paths. The method samples path-identifying state information of selected instructions while executing the program in a processor. A control flow graph of the program is supplied, the control flow graph includes a plurality of path segments. The control flow graph is analyzed using the path-identifying state information to identify a set of path segments that are consistent with the sampled state information. The set of paths segments can be counted to determine their relative execution frequencies.
REFERENCES:
patent: 4590550 (1986-05-01), Eilert et al.
patent: 4821178 (1989-04-01), Levin et al.
patent: 4845615 (1989-07-01), Blasciak
patent: 5103394 (1992-04-01), Blasciak
patent: 5151981 (1992-09-01), Westcoot et al.
patent: 5446876 (1995-08-01), Levine et al.
patent: 5450586 (1995-09-01), Kuzara et al.
patent: 5479652 (1995-12-01), Dreyer et al.
patent: 5485574 (1996-01-01), Bolosky et al.
patent: 5493673 (1996-02-01), Rindos et al.
patent: 5528753 (1996-06-01), Fortin
patent: 5537541 (1996-07-01), Wibecan
patent: 5572672 (1996-11-01), Dewitt et al.
patent: 5581482 (1996-12-01), Weidenman et al.
patent: 5651112 (1997-07-01), Matsuno et al.
patent: 5764970 (1998-06-01), Rana et al.
patent: 5809450 (1998-09-01), Chrysos et al.
patent: 5923872 (1999-07-01), Chrysos et al.
Abraham et al., Predicting Load Latencies Using Cache Profiling, HPL-94-110, Nov. 1994, copyright Hewlett-Packard Co.
Anderson et al., Continuous Profiling: Where Have All The Cycles Gone? To be published in The Proceedings of the 16.sup.th ACM Symposium on Operating Systems Principles, copyright 1997 by the Assoc. for Computing Machinery.
Ball et al., Efficient Path Profiling, Published in Proceedings of Micro-29, Dec. 2-4, 1996, in Paris, France, pp. 46-57. Copyright 1996 IEEE.
Bershad et al., Avoiding Conflict Misses Dynamically In Large Direct-Mapped Caches, Proceedings of the 6.sup.th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 158-170, Oct. 4-7, 1994.
Cohn et al., Hot Cold Optimization Of Large Windows/NT Applications, Proceedings of the 29.sup.th Annual International Symposium on Microarchitecture, pp. 80-89, Dec. 1996. Copyright 1996 IEEE.
Conte et al., Using Branch Handling Hardware To Support Profile-Driven Optimization, Proceedings of the 1994 27.sup.th Annual International Symposium on Microarchitecture, Nov. 30--Dec. 2, 1994, San Jose, Calif.
Conte et al., Accurate and Practical Profile-Driven Compilation Using The Profile Buffer, Proceedings of the 29.sup.th Annual International Symposium on Microarchitecture, pp. 36-45, Dec. 2-4, 1996.
Fisher, J.A., Global Code Generation For Instruction-Level Parallelism: Trace Scheduling-2, Hewlett-Packard Technical Report No. HPL-93-43, Jun., 1993. To be published by Springer-Verlag, London, UK.
Horowitz et al., Informing Memory Operation: Providing Memory Performance Feedback In Modern Processors, Proceedings of the 23.sup.rd Annual International Symposium on Computer Architecture, pp. 260-270, May 22-24, 1996.
Hwu et al., The Superblock: An Effective Technique for VLIW And Superscalar Compilation, Center for Reliable and High-Performance Computing, Univ. of Illinois, Urbana-Champaign, Illinois, 61801.
Romer et al., Dynamic Page Mapping Policies For Cache Conflict Resolution On Standard Hardware, Proceedings of the First Symposium for Operating Systems Design and Implementation, pp. 255-266, 1994.
Romer et al., Reducing TLB And Memory Overhead Using Online Superpage Promotion, Proceedings of the 22.sup.22 Annual International Symposium on Computer Architecture, pp. 176-187, Jun. 1995.
Tullsen et al., Exploiting Choice: Instruction Fetch And Issue On An Implementable Simultaneous Multireading Processor, Proceedings of the 23.sup.rd Annual International Symposium on Computer Architecture, Philadelphia, PA, May, 1996.
Tullsen et al., Simultaneous Multithreading: Maximizing On-Chip Parallelism, Proceedings of the 22.sup.nd Annual International Symposium on Computer Architecture, Santa Margherita Ligure, Italy, Jun. 1995.
Verghese et al., Operating System Support For Improving Data Locality On CC-NUMA Compue Servers, Proceedings of the 7.sup.th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 279-289, Oct. 1-5, 1996.
Young et al., Improving The Accuracy Of Static Branch Prediction Using Branch Correlation, Proceedings of the 6.sup.th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 232-241, Oct. 4-7, 1994.
Ball-Larus, Optimally Profiling and Tracing Programs, ACM Transactions on Programming Languages and Systems, vol. 16, No. 4, pp. 1319-1360, Jul. 1994.
Weihl et al., Continuous Profiling: Where Have All the Cycles Gone?, The Proceedings of the 16th ACM Symposium on Operating Systems Principles, Dec. 1997.
Dean Jeffrey
Eustace Robert A.
Hicks James E.
Waldspurger Carl A.
Weihl William E.
Brinkman, Esq. Dirk
Digital Equipment Corporation
Hafiz Tariq R.
Nguyen-Ba Antony
LandOfFree
Method for estimating execution rates of program execution paths does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for estimating execution rates of program execution paths, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for estimating execution rates of program execution paths will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1917130