Static information storage and retrieval – Floating gate – Particular biasing
Patent
1997-01-24
1998-07-21
Nguyen, Viet Q.
Static information storage and retrieval
Floating gate
Particular biasing
36518529, 36518526, 36518523, 36518521, G11C 1606
Patent
active
057843198
ABSTRACT:
A method for erasing an electrically programmable and erasable non-volatile memory cell having a control electrode, an electrically-insulated electrode and a first electrode. The method provides for coupling the control electrode to a first voltage supply and coupling the first electrode to a second voltage supply. The first voltage supply and the second voltage supply are suitable to cause tunneling of electric charges between the electrically-insulated electrode and the first electrode. The method also provides for a constant current to flow between the second voltage supply and the first electrode of the memory cell for at least part of an erasing time of the memory cell, the constant current having a prescribed value.
REFERENCES:
patent: 5231602 (1993-07-01), Radjy et al.
patent: 5337280 (1994-08-01), Tanagawa et al.
patent: 5347490 (1994-09-01), Terada et al.
patent: 5365121 (1994-11-01), Morton et al.
patent: 5442586 (1995-08-01), Javanifard et al.
patent: 5455794 (1995-10-01), Javanifard et al.
patent: 5531960 (1996-07-01), Lin et al.
patent: 5596526 (1997-01-01), Assar et al.
Bez Roberto
Cantarelli Daniele
Dallabora Marco
Villa Corrado
Carlson David V.
Nguyen Viet Q.
SGS--Thomson Microelectronics S.r.l.
LandOfFree
Method for erasing an electrically programmable and erasable non does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for erasing an electrically programmable and erasable non, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for erasing an electrically programmable and erasable non will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1653480